����JFIFXX�����    $.' ",#(7),01444'9=82<.342  2!!22222222222222222222222222222222222222222222222222����"��4�� ���,�PG"Z_�4�˷����kjز�Z�,F+��_z�,�© �����zh6�٨�ic�fu���#ډb���_�N�?��wQ���5-�~�I���8����TK<5o�Iv-�����k�_U_�����~b�M��d����Ӝ�U�Hh��?]��E�w��Q���k�{��_}qFW7HTՑ��Y��F�?_�'ϔ��_�Ջt��=||I ��6�έ"�����D���/[�k�9���Y�8ds|\���Ҿp6�Ҵ���]��.����6�z<�v��@]�i%��$j��~�g��J>��no����pM[me�i$[����s�o�ᘨ�˸ nɜG-�ĨU�ycP�3.DB�li�;��hj���x7Z^�N�h������N3u{�:j�x�힞��#M&��jL P@_���� P��&��o8������9�����@Sz6�t7#O�ߋ �s}Yf�T���lmr����Z)'N��k�۞p����w\�Tȯ?�8`�O��i{wﭹW�[�r�� ��Q4F�׊���3m&L�=��h3����z~��#�\�l :�F,j@�� ʱ�wQT����8�"kJO���6�֚l����}���R�>ډK���]��y����&����p�}b��;N�1�m�r$�|��7�>e�@B�TM*-iH��g�D�)� E�m�|�ؘbҗ�a��Ҿ����t4���o���G��*oCN�rP���Q��@z,|?W[0�����:�n,jWiE��W��$~/�hp\��?��{(�0���+�Y8rΟ�+����>S-S����VN;�}�s?.����� w�9��˟<���Mq4�Wv'��{)0�1mB��V����W[�����8�/<� �%���wT^�5���b��)iM� pg�N�&ݝ��VO~�q���u���9� ����!��J27����$O-���! �:�%H��� ـ����y�ΠM=t{!S�� oK8������t<����è:a������[�����ա�H���~��w��Qz`�po�^ ����Q��n� �,uu�C�$ ^���,������8�#��:�6��e�|~���!�3�3.�\0��q��o�4`.|� ����y�Q�`~;�d�ׯ,��O�Zw�������`73�v�܋�<���Ȏ�� ـ4k��5�K�a�u�=9Yd��$>x�A�&�� j0� ���vF��� Y�|�y��� ~�6�@c��1vOp�Ig����4��l�OD���L����� R���c���j�_�uX6��3?nk��Wy�f;^*B� ��@�~a�`��Eu������+���6�L��.ü>��}y���}_�O�6�͐�:�YrG�X��kG�����l^w���~㒶sy��Iu�!� W ��X��N�7BV��O��!X�2����wvG�R�f�T#�����t�/?���%8�^�W�aT��G�cL�M���I��(J����1~�8�?aT ���]����AS�E��(��*E}� 2��#I/�׍qz��^t�̔���b�Yz4x���t�){ OH��+(E��A&�N�������XT��o��"�XC��'���)}�J�z�p� ��~5�}�^����+�6����w��c��Q�|Lp�d�H��}�(�.|����k��c4^�"�����Z?ȕ ��a<�L�!039C� �Eu�C�F�Ew�ç ;�n?�*o���B�8�bʝ���'#Rqf���M}7����]����s2tcS{�\icTx;�\��7K���P���ʇ Z O-��~��c>"��?�������P��E��O�8��@�8��G��Q�g�a�Վ���󁶠�䧘��_%#r�>�1�z�a��eb��qcPѵ��n���#L��� =��׀t� L�7�`��V���A{�C:�g���e@�w1 Xp3�c3�ġ����p��M"'-�@n4���fG��B3�DJ�8[Jo�ߐ���gK)ƛ��$���� ���8�3�����+���� �����6�ʻ���� ���S�kI�*KZlT _`���?��K����QK�d����B`�s}�>���`��*�>��,*@J�d�oF*����弝��O}�k��s��]��y�ߘ��c1G�V���<=�7��7����6�q�PT��tXԀ�!9*4�4Tހ3XΛex�46���Y��D ����� �BdemDa����\�_l,��G�/���֌7���Y�](�xTt^%�GE�����4�}bT���ڹ�����;Y)���B�Q��u��>J/J �⮶.�XԄ��j�ݳ�+E��d ��r�5�_D�1 ��o�� �B�x�΢�#���<��W�����8���R6�@g�M�.��� dr�D��>(otU��@x=��~v���2� ӣ�d�oBd��3�eO�6�㣷�����ݜ6��6Y��Qz`��S��{���\P�~z m5{J/L��1������<�e�ͅPu�b�]�ϔ���'������f�b� Zpw��c`"��i���BD@:)ִ�:�]��hv�E�w���T�l��P���"Ju�}��وV J��G6��. J/�Qgl߭�e�����@�z�Zev2u�)]կ�����7x���s�M�-<ɯ�c��r�v�����@��$�ޮ}lk���a���'����>x��O\�ZFu>�����ck#��&:��`�$�ai�>2Δ����l���oF[h��lE�ܺ�Πk:)���`�� $[6�����9�����kOw�\|���8}������ބ:��񶐕��I�A1/�=�2[�,�!��.}gN#�u����b��� ~��݊��}34q����d�E��Lc��$��"�[q�U�硬g^��%B �z���r�pJ�ru%v\h1Y�ne`ǥ:g���pQM~�^�Xi� ��`S�:V29.�P���V�?B�k�� AEvw%�_�9C�Q����wKekPؠ�\�;Io d�{ ߞo�c1eP����\� `����E=���@K<�Y���eڼ�J���w����{av�F�'�M�@/J��+9p���|]�����Iw &`��8���&M�hg��[�{��Xj��%��Ӓ�$��(����ʹN���<>�I���RY���K2�NPlL�ɀ)��&e����B+ь����( � �JTx���_?EZ� }@ 6�U���뙢ط�z��dWI�n` D����噥�[��uV��"�G&Ú����2g�}&m��?ċ�"����Om#��������� ��{�ON��"S�X��Ne��ysQ���@Fn��Vg���dX�~nj�]J�<�K]:��FW��b�������62�=��5f����JKw��bf�X�55��~J �%^����:�-�QIE��P��v�nZum� z � ~ə ���� ���ة����;�f��\v���g�8�1��f24;�V���ǔ�)����9���1\��c��v�/'Ƞ�w�������$�4�R-��t���� e�6�/�ġ �̕Ecy�J���u�B���<�W�ַ~�w[B1L۲�-JS΂�{���΃������A��20�c#��@ 0!1@AP"#2Q`$3V�%45a6�FRUq��� ����^7ׅ,$n�������+��F�`��2X'��0vM��p�L=������5��8������u�p~���.�`r�����\���O��,ư�0oS ��_�M�����l���4�kv\JSd���x���SW�<��Ae�IX����������$I���w�:S���y���›R��9�Q[���,�5�;�@]�%���u�@ *ro�lbI �� ��+���%m:�͇ZV�����u�̉����θau<�fc�.����{�4Ա� �Q����*�Sm��8\ujqs]{kN���)qO�y�_*dJ�b�7���yQqI&9�ԌK!�M}�R�;������S�T���1���i[U�ɵz�]��U)V�S6���3$K{�ߊ<�(� E]Զ[ǼENg�����'�\?#)Dkf��J���o��v���'�%ƞ�&K�u�!��b�35LX�Ϸ��63$K�a�;�9>,R��W��3�3� d�JeTYE.Mϧ��-�o�j3+y��y^�c�������VO�9NV\nd�1 ��!͕_)a�v;����թ�M�lWR1��)El��P;��yوÏ�u 3�k�5Pr6<�⒲l�!˞*��u־�n�!�l:����UNW ��%��Chx8vL'��X�@��*��)���̮��ˍ��� ���D-M�+J�U�kvK����+�x8��cY������?�Ԡ��~3mo��|�u@[XeY�C�\Kp�x8�oC�C�&����N�~3-H���� ��MX�s�u<`���~"WL��$8ξ��3���a�)|:@�m�\���^�`�@ҷ)�5p+��6���p�%i)P M���ngc�����#0Aruz���RL+xSS?���ʮ}()#�t��mˇ!��0}}y����<�e� �-ή�Ԩ��X������ MF���ԙ~l L.3���}�V뽺�v�����멬��Nl�)�2����^�Iq��a��M��qG��T�����c3#������3U�Ǎ���}��לS�|qa��ڃ�+���-��2�f����/��bz��ڐ�� �ݼ[2�ç����k�X�2�* �Z�d���J�G����M*9W���s{��w���T��x��y,�in�O�v��]���n����P�$�JB@=4�OTI�n��e�22a\����q�d���%�$��(���:���: /*�K[PR�fr\nڙdN���F�n�$�4�[�� U�zƶ����� �mʋ���,�ao�u 3�z� �x��Kn����\[��VFmbE;�_U��&V�Gg�]L�۪&#n%�$ɯ�dG���D�TI=�%+AB�Ru#��b4�1�»x�cs�YzڙJG��f��Il��d�eF'T� iA��T���uC�$����Y��H?����[!G`}���ͪ� �纤Hv\������j�Ex�K���!���OiƸ�Yj�+u-<���'q����uN�*�r\��+�]���<�wOZ.fp�ێ��,-*)V?j-kÊ#�`�r��dV����(�ݽBk�����G�ƛk�QmUڗe��Z���f}|����8�8��a���i��3'J�����~G_�^���d�8w������ R�`(�~�.��u���l�s+g�bv���W���lGc}��u���afE~1�Ue������Z�0�8�=e�� f@/�jqEKQQ�J��oN��J���W5~M>$6�Lt�;$ʳ{���^��6�{����v6���ķܰg�V�cnn �~z�x�«�,2�u�?cE+Ș�H؎�%�Za�)���X>uW�Tz�Nyo����s���FQƤ��$��*�&�LLXL)�1�" L��eO��ɟ�9=���:t��Z���c��Ž���Y?�ӭV�wv�~,Y��r�ۗ�|�y��GaF�����C�����.�+� ���v1���fήJ�����]�S��T��B��n5sW}y�$��~z�'�c ��8 ��� ,! �p��VN�S��N�N�q��y8z˱�A��4��*��'������2n<�s���^ǧ˭P�Jޮɏ�U�G�L�J�*#��<�V��t7�8����TĜ>��i}K%,���)[��z�21z ?�N�i�n1?T�I�R#��m-�����������������1����lA�`��fT5+��ܐ�c�q՝��ʐ��,���3�f2U�եmab��#ŠdQ�y>\��)�SLY����w#��.���ʑ�f��� ,"+�w�~�N�'�c�O�3F�������N<���)j��&��,-� �љ���֊�_�zS���TǦ����w�>��?�������n��U仆�V���e�����0���$�C�d���rP �m�׈e�Xm�Vu� �L��.�bֹ��� �[Դaզ���*��\y�8�Է:�Ez\�0�Kq�C b��̘��cө���Q��=0Y��s�N��S.���3.���O�o:���#���v7�[#߫ ��5�܎�L���Er4���9n��COWlG�^��0k�%<���ZB���aB_���������'=��{i�v�l�$�uC���mƎҝ{�c㱼�y]���W�i ��ߧc��m�H� m�"�"�����;Y�ߝ�Z�Ǔ�����:S#��|}�y�,/k�Ld� TA�(�AI$+I3��;Y*���Z��}|��ӧO��d�v��..#:n��f>�>���ȶI�TX��� 8��y����"d�R�|�)0���=���n4��6ⲑ�+��r<�O�܂~zh�z����7ܓ�HH�Ga롏���nCo�>������a ���~]���R���̲c?�6(�q�;5%� |�uj�~z8R=X��I�V=�|{v�Gj\gc��q����z�؋%M�ߍ����1y��#��@f^���^�>N�����#x#۹��6�Y~�?�dfPO��{��P�4��V��u1E1J �*|���%���JN��`eWu�zk M6���q t[�� ��g�G���v��WIG��u_ft����5�j�"�Y�:T��ɐ���*�;� e5���4����q$C��2d�}���� _S�L#m�Yp��O�.�C�;��c����Hi#֩%+) �Ӎ��ƲV���SYź��g |���tj��3�8���r|���V��1#;.SQ�A[���S������#���`n�+���$��$I �P\[�@�s��(�ED�z���P��])8�G#��0B��[ى��X�II�q<��9�~[Z멜�Z�⊔IWU&A>�P~�#��dp<�?����7���c��'~���5 ��+$���lx@�M�dm��n<=e�dyX��?{�|Aef ,|n3�<~z�ƃ�uۧ�����P��Y,�ӥQ�*g�#먙R�\���;T��i,��[9Qi歉����c>]9�� ��"�c��P�� �Md?٥��If�ت�u��k��/����F��9�c*9��Ǎ:�ØF���z�n*�@|I�ށ9����N3{'��[�'ͬ�Ҳ4��#}��!�V� Fu��,�,mTIk���v C�7v���B�6k�T9��1�*l� '~��ƞF��lU��'�M ����][ΩũJ_�{�i�I�n��$���L�� j��O�dx�����kza۪��#�E��Cl����x˘�o�����V���ɞ�ljr��)�/,�߬h�L��#��^��L�ф�,íMƁe�̩�NB�L�����iL����q�}��(��q��6IçJ$�W�E$��:������=#����(�K�B����zђ <��K(�N�۫K�w��^O{!����)�H���>x�������lx�?>Պ�+�>�W���,Ly!_�D���Ō�l���Q�!�[ �S����J��1��Ɛ�Y}��b,+�Lo�x�ɓ)����=�y�oh�@�꥟/��I��ѭ=��P�y9��� �ۍYӘ�e+�p�Jnϱ?V\SO%�(�t� ���=?MR�[Ș�����d�/ ��n�l��B�7j� ��!�;ӥ�/�[-���A�>�dN�sLj ��,ɪv��=1c�.SQ�O3�U���ƀ�ܽ�E����������̻��9G�ϷD�7(�}��Ävӌ\�y�_0[w ���<΍>����a_��[0+�L��F.�޺��f�>oN�T����q;���y\��bՃ��y�jH�<|q-eɏ�_?_9+P���Hp$�����[ux�K w�Mw��N�ی'$Y2�=��q���KB��P��~������Yul:�[<����F1�2�O���5=d����]Y�sw:���Ϯ���E��j,_Q��X��z`H1,#II ��d�wr��P˂@�ZJV����y$�\y�{}��^~���[:N����ߌ�U�������O��d�����ؾe��${p>G��3c���Ė�lʌ�� ת��[��`ϱ�-W����dg�I��ig2��� ��}s ��ؤ(%#sS@���~���3�X�nRG�~\jc3�v��ӍL��M[JB�T��s3}��j�Nʖ��W����;7��ç?=X�F=-�=����q�ߚ���#���='�c��7���ڑW�I(O+=:uxq�������������e2�zi+�kuG�R��������0�&e�n���iT^J����~\jy���p'dtG��s����O��3����9* �b#Ɋ�� p������[Bws�T�>d4�ۧs���nv�n���U���_�~,�v����ƜJ1��s�� �QIz��)�(lv8M���U=�;����56��G���s#�K���MP�=��LvyGd��}�VwWBF�'�à �?MH�U�g2�� ����!�p�7Q��j��ڴ����=��j�u��� Jn�A s���uM������e��Ɔ�Ҕ�!)'��8Ϣ�ٔ��ޝ(��Vp���צ֖d=�IC�J�Ǡ{q������kԭ�߸���i��@K����u�|�p=..�*+����x�����z[Aqġ#s2a�Ɗ���RR�)*HRsi�~�a &f��M��P����-K�L@��Z��Xy�'x�{}��Zm+���:�)�) IJ�-i�u���� ���ܒH��'�L(7�y�GӜq���� j��� 6ߌg1�g�o���,kر���tY�?W,���p���e���f�OQS��!K�۟cҒA�|ս�j�>��=⬒��˧L[�� �߿2JaB~R��u�:��Q�] �0H~���]�7��Ƽ�I���(}��cq '�ήET���q�?f�ab���ӥvr� �)o��-Q��_'����ᴎo��K������;��V���o��%���~OK ����*��b�f:���-ťIR��`B�5!RB@���ï�� �u �̯e\�_U�_������� g�ES��3�������QT��a����x����U<~�c?�*�#]�MW,[8O�a�x��]�1bC|踤�P��lw5V%�)�{t�<��d��5���0i�XSU��m:��Z�┵�i�"��1�^B�-��P�hJ��&)O��*�D��c�W��vM��)����}���P��ܗ-q����\mmζZ-l@�}��a��E�6��F�@��&Sg@���ݚ�M����� ȹ 4����#p�\H����dYDo�H���"��\��..R�B�H�z_�/5˘����6��KhJR��P�mƶi�m���3�,#c�co��q�a)*Pt����R�m�k�7x�D�E�\Y�閣_X�<���~�)���c[[�BP����6�Yq���S��0����%_����;��Àv�~�| VS؇ ��'O0��F0��\���U�-�d@�����7�SJ*z��3n��y��P����O���������m�~�P�3|Y��ʉr#�C�<�G~�.,! ���bqx���h~0=��!ǫ�jy����l�O,�[B��~��|9��ٱ����Xly�#�i�B��g%�S��������tˋ���e���ې��\[d�t)��.+u�|1 ������#�~Oj����hS�%��i.�~X���I�H�m��0n���c�1uE�q��cF�RF�o���7� �O�ꮧ� ���ۛ{��ʛi5�rw?׌#Qn�TW��~?y$��m\�\o����%W� ?=>S�N@�� �Ʈ���R����N�)�r"C�:��:����� �����#��qb��Y�. �6[��2K����2u�Ǧ�HYR��Q�MV��� �G�$��Q+.>�����nNH��q�^��� ����q��mM��V��D�+�-�#*�U�̒ ���p욳��u:�������IB���m���PV@O���r[b= �� ��1U�E��_Nm�yKbN�O���U�}�the�`�|6֮P>�\2�P�V���I�D�i�P�O;�9�r�mAHG�W�S]��J*�_�G��+kP�2����Ka�Z���H�'K�x�W�MZ%�O�YD�Rc+o��?�q��Ghm��d�S�oh�\�D�|:W������UA�Qc yT�q������~^�H��/��#p�CZ���T�I�1�ӏT����4��"�ČZ�����}��`w�#�*,ʹ�� ��0�i��課�Om�*�da��^gJ݅{���l�e9uF#T�ֲ��̲�ٞC"�q���ߍ ոޑ�o#�XZTp����@ o�8��(jd��xw�]�,f���`~�|,s��^����f�1���t��|��m�򸄭/ctr��5s��7�9Q�4�H1꠲BB@l9@���C�����+�wp�xu�£Yc�9��?`@#�o�mH�s2��)�=��2�.�l����jg�9$�Y�S�%*L������R�Y������7Z���,*=�䷘$�������arm�o�ϰ���UW.|�r�uf����IGw�t����Zwo��~5 ��YյhO+=8fF�)�W�7�L9lM�̘·Y���֘YLf�큹�pRF���99.A �"wz��=E\Z���'a� 2��Ǚ�#;�'}�G���*��l��^"q��+2FQ� hj��kŦ��${���ޮ-�T�٭cf�|�3#~�RJ����t��$b�(R��(����r���dx� >U b�&9,>���%E\� Ά�e�$��'�q't��*�א���ެ�b��-|d���SB�O�O��$�R+�H�)�܎�K��1m`;�J�2�Y~9��O�g8=vqD`K[�F)k�[���1m޼c��n���]s�k�z$@��)!I �x՝"v��9=�ZA=`Ɠi �:�E��)`7��vI��}d�YI�_ �o�:ob���o ���3Q��&D&�2=�� �Ά��;>�h����y.*ⅥS������Ӭ�+q&����j|UƧ����}���J0��WW< ۋS�)jQR�j���Ư��rN)�Gű�4Ѷ(�S)Ǣ�8��i��W52���No˓� ۍ%�5brOn�L�;�n��\G����=�^U�dI���8$�&���h��'���+�(������cȁ߫k�l��S^���cƗjԌE�ꭔ��gF���Ȓ��@���}O���*;e�v�WV���YJ\�]X'5��ղ�k�F��b 6R�o՜m��i N�i����>J����?��lPm�U��}>_Z&�KK��q�r��I�D�Չ~�q�3fL�:S�e>���E���-G���{L�6p�e,8��������QI��h��a�Xa��U�A'���ʂ���s�+טIjP�-��y�8ۈZ?J$��W�P� ��R�s�]��|�l(�ԓ��sƊi��o(��S0��Y� 8�T97.�����WiL��c�~�dxc�E|�2!�X�K�Ƙਫ਼�$((�6�~|d9u+�qd�^3�89��Y�6L�.I�����?���iI�q���9�)O/뚅����O���X��X�V��ZF[�یgQ�L��K1���RҖr@v�#��X�l��F���Нy�S�8�7�kF!A��sM���^rkp�jP�DyS$N���q��nxҍ!U�f�!eh�i�2�m���`�Y�I�9r�6� �TF���C}/�y�^���Η���5d�'��9A-��J��>{�_l+�`��A���[�'��յ�ϛ#w:݅�%��X�}�&�PSt�Q�"�-��\縵�/����$Ɨh�Xb�*�y��BS����;W�ջ_mc�����vt?2}1�;qS�d�d~u:2k5�2�R�~�z+|HE!)�Ǟl��7`��0�<�,�2*���Hl-��x�^����'_TV�gZA�'j� ^�2Ϊ��N7t�����?w�� �x1��f��Iz�C-Ȗ��K�^q�;���-W�DvT�7��8�Z�������� hK�(P:��Q- �8�n�Z���܃e貾�<�1�YT<�,�����"�6{/ �?�͟��|1�:�#g��W�>$����d��J��d�B��=��jf[��%rE^��il:��B���x���Sּ�1հ��,�=��*�7 fcG��#q� �eh?��2�7�����,�!7x��6�n�LC�4x��},Geǝ�tC.��vS �F�43��zz\��;QYC,6����~;RYS/6���|2���5���v��T��i����������mlv��������&� �nRh^ejR�LG�f���? �ۉҬܦƩ��|��Ȱ����>3����!v��i�ʯ�>�v��オ�X3e���_1z�Kȗ\<������!�8���V��]��?b�k41�Re��T�q��mz��TiOʦ�Z��Xq���L������q"+���2ۨ��8}�&N7XU7Ap�d�X��~�׿��&4e�o�F��� �H����O���č�c�� 懴�6���͉��+)��v;j��ݷ�� �UV�� i��� j���Y9GdÒJ1��詞�����V?h��l����l�cGs�ځ�������y�Ac�����\V3�? �� ܙg�>qH�S,�E�W�[�㺨�uch�⍸�O�}���a��>�q�6�n6����N6�q������N ! 1AQaq�0@����"2BRb�#Pr���3C`��Scst���$4D���%Td�� ?���N����a��3��m���C���w��������xA�m�q�m���m������$����4n淿t'��C"w��zU=D�\R+w�p+Y�T�&�պ@��ƃ��3ޯ?�Aﶂ��aŘ���@-�����Q�=���9D��ռ�ѻ@��M�V��P��܅�G5�f�Y<�u=,EC)�<�Fy'�"�&�չ�X~f��l�KԆV��?�� �W�N����=(� �;���{�r����ٌ�Y���h{�١������jW����P���Tc�����X�K�r��}���w�R��%��?���E��m�� �Y�q|����\lEE4���r���}�lsI�Y������f�$�=�d�yO����p�����yBj8jU�o�/�S��?�U��*������ˍ�0������u�q�m [�?f����a�� )Q�>����6#������� ?����0UQ����,IX���(6ڵ[�DI�MNލ�c&���υ�j\��X�R|,4��� j������T�hA�e��^���d���b<����n�� �즇�=!���3�^�`j�h�ȓr��jẕ�c�,ٞX����-����a�ﶔ���#�$��]w�O��Ӫ�1y%��L�Y<�wg#�ǝ�̗`�x�xa�t�w��»1���o7o5��>�m뭛C���Uƃߜ}�C���y1Xνm�F8�jI���]����H���ۺиE@I�i;r�8ӭ����V�F�Շ| ��&?�3|x�B�MuS�Ge�=Ӕ�#BE5G�����Y!z��_e��q�р/W>|-�Ci߇�t�1ޯќd�R3�u��g�=0 5��[?�#͏��q�cf���H��{ ?u�=?�?ǯ���}Z��z���hmΔ�BFTW�����<�q�(v� ��!��z���iW]*�J�V�z��gX֧A�q�&��/w���u�gYӘa���; �i=����g:��?2�dž6�ى�k�4�>�Pxs����}������G�9��3 ���)gG�R<>r h�$��'nc�h�P��Bj��J�ҧH� -��N1���N��?��~��}-q!=��_2hc�M��l�vY%UE�@|�v����M2�.Y[|y�"Eï��K�ZF,�ɯ?,q�?v�M 80jx�"�;�9vk�����+ ֧�� �ȺU��?�%�vcV��mA�6��Qg^M����A}�3�nl� QRN�l8�kkn�'�����(��M�7m9و�q���%ޟ���*h$Zk"��$�9��: �?U8�Sl��,,|ɒ��xH(ѷ����Gn�/Q�4�P��G�%��Ա8�N��!� �&�7�;���eKM7�4��9R/%����l�c>�x;������>��C�:�����t��h?aKX�bhe�ᜋ^�$�Iհ �hr7%F$�E��Fd���t��5���+�(M6�t����Ü�UU|zW�=a�Ts�Tg������dqP�Q����b'�m���1{|Y����X�N��b �P~��F^F:����k6�"�j!�� �I�r�`��1&�-$�Bevk:y���#yw��I0��x��=D�4��tU���P�ZH��ڠ底taP��6����b>�xa����Q�#� WeF��ŮNj�p�J* mQ�N����*I�-*�ȩ�F�g�3 �5��V�ʊ�ɮ�a��5F���O@{���NX��?����H�]3��1�Ri_u��������ѕ�� ����0��� F��~��:60�p�͈�S��qX#a�5>���`�o&+�<2�D����: �������ڝ�$�nP���*)�N�|y�Ej�F�5ټ�e���ihy�Z �>���k�bH�a�v��h�-#���!�Po=@k̆IEN��@��}Ll?j�O������߭�ʞ���Q|A07x���wt!xf���I2?Z��<ץ�T���cU�j��]��陎Ltl �}5�ϓ��$�,��O�mˊ�;�@O��jE��j(�ا,��LX���LO���Ц�90�O �.����a��nA���7������j4 ��W��_ٓ���zW�jcB������y՗+EM�)d���N�g6�y1_x��p�$Lv:��9�"z��p���ʙ$��^��JԼ*�ϭ����o���=x�Lj�6�J��u82�A�H�3$�ٕ@�=Vv�]�'�qEz�;I˼��)��=��ɯ���x �/�W(V���p�����$ �m�������u�����񶤑Oqˎ�T����r��㠚x�sr�GC��byp�G��1ߠ�w e�8�$⿄����/�M{*}��W�]˷.�CK\�ުx���/$�WPw���r� |i���&�}�{�X� �>��$-��l���?-z���g����lΆ���(F���h�vS*���b���߲ڡn,|)mrH[���a�3�ר�[1��3o_�U�3�TC�$��(�=�)0�kgP���� ��u�^=��4 �WYCҸ:��vQ�ר�X�à��tk�m,�t*��^�,�}D*� �"(�I��9R����>`�`��[~Q]�#af��i6l��8���6�:,s�s�N6�j"�A4���IuQ��6E,�GnH��zS�HO�uk�5$�I�4��ؤ�Q9�@��C����wp�BGv[]�u�Ov���0I4���\��y�����Q�Ѹ��~>Z��8�T��a��q�ޣ;z��a���/��S��I:�ܫ_�|������>=Z����8:�S��U�I�J��"IY���8%b8���H��:�QO�6�;7�I�S��J��ҌAά3��>c���E+&jf$eC+�z�;��V����� �r���ʺ������my�e���aQ�f&��6�ND��.:��NT�vm�<- u���ǝ\MvZY�N�NT��-A�>jr!S��n�O 1�3�Ns�%�3D@���`������ܟ 1�^c<���� �a�ɽ�̲�Xë#�w�|y�cW�=�9I*H8�p�^(4���՗�k��arOcW�tO�\�ƍR��8����'�K���I�Q�����?5�>[�}��yU�ײ -h��=��% q�ThG�2�)���"ו3]�!kB��*p�FDl�A���,�eEi�H�f�Ps�����5�H:�Փ~�H�0Dت�D�I����h�F3�������c��2���E��9�H��5�zԑ�ʚ�i�X�=:m�xg�hd(�v����׊�9iS��O��d@0ڽ���:�p�5�h-��t�&���X�q�ӕ,��ie�|���7A�2���O%P��E��htj��Y1��w�Ѓ!����  ���� ࢽ��My�7�\�a�@�ţ�J �4�Ȼ�F�@o�̒?4�wx��)��]�P��~�����u�����5�����7X ��9��^ܩ�U;Iꭆ 5 �������eK2�7(�{|��Y׎ �V��\"���Z�1� Z�����}��(�Ǝ"�1S���_�vE30>���p;� ΝD��%x�W�?W?v����o�^V�i�d��r[��/&>�~`�9Wh��y�;���R��� ;;ɮT��?����r$�g1�K����A��C��c��K��l:�'��3 c�ﳯ*"t8�~l��)���m��+U,z��`(�>yJ�?����h>��]��v��ЍG*�{`��;y]��I�T� ;c��NU�fo¾h���/$���|NS���1�S�"�H��V���T���4��uhǜ�]�v;���5�͠x��'C\�SBpl���h}�N����� A�Bx���%��ޭ�l��/����T��w�ʽ]D�=����K���ž�r㻠l4�S�O?=�k �M:� ��c�C�a�#ha���)�ѐxc�s���gP�iG��{+���x���Q���I= �� z��ԫ+ �8"�k�ñ�j=|����c ��y��CF��/��*9ж�h{ �?4�o� ��k�m�Q�N�x��;�Y��4膚�a�w?�6�>e]�����Q�r�:����g�,i"�����ԩA�*M�<�G��b�if��l^M��5� �Ҩ�{����6J��ZJ�����P�*�����Y���ݛu�_4�9�I8�7���������,^ToR���m4�H��?�N�S�ѕw��/S��甍�@�9H�S�T��t�ƻ���ʒU��*{Xs�@����f�����֒Li�K{H�w^���������Ϥm�tq���s� ���ք��f:��o~s��g�r��ט� �S�ѱC�e]�x���a��) ���(b-$(�j>�7q�B?ӕ�F��hV25r[7 Y� }L�R��}����*sg+��x�r�2�U=�*'WS��ZDW]�WǞ�<��叓���{�$�9Ou4��y�90-�1�'*D`�c�^o?(�9��u���ݐ��'PI&� f�Jݮ�������:wS����jfP1F:X �H�9dԯ���˝[�_54 �}*;@�ܨ�� ð�yn�T���?�ןd�#���4rG�ͨ��H�1�|-#���Mr�S3��G�3�����)�.᧏3v�z֑��r����$G"�`j �1t��x0<Ɔ�Wh6�y�6��,œ�Ga��gA����y��b��)��h�D��ß�_�m��ü �gG;��e�v��ݝ�nQ� ��C����-�*��o���y�a��M��I�>�<���]obD��"�:���G�A��-\%LT�8���c�)��+y76���o�Q�#*{�(F�⽕�y����=���rW�\p���۩�c���A���^e6��K������ʐ�cVf5$�'->���ՉN"���F�"�UQ@�f��Gb~��#�&�M=��8�ט�JNu9��D��[̤�s�o�~������ G��9T�tW^g5y$b��Y'��س�Ǵ�=��U-2 #�MC�t(�i� �lj�@Q 5�̣i�*�O����s�x�K�f��}\��M{E�V�{�υ��Ƈ�����);�H����I��fe�Lȣr�2��>��W�I�Ȃ6������i��k�� �5�YOxȺ����>��Y�f5'��|��H+��98pj�n�.O�y�������jY��~��i�w'������l�;�s�2��Y��:'lg�ꥴ)o#'Sa�a�K��Z� �m��}�`169�n���"���x��I ��*+� }F<��cГ���F�P�������ֹ*�PqX�x۩��,� ��N�� �4<-����%����:��7����W���u�`����� $�?�I��&����o��o��`v�>��P��"��l���4��5'�Z�gE���8���?��[�X�7(��.Q�-��*���ތL@̲����v��.5���[��=�t\+�CNܛ��,g�SQnH����}*F�G16���&:�t��4ُ"A��̣��$�b �|����#rs��a�����T�� ]�<�j��BS�('$�ɻ� �wP;�/�n��?�ݜ��x�F��yUn�~mL*-�������Xf�wd^�a�}��f�,=t�׵i�.2/wpN�Ep8�OР���•��R�FJ� 55TZ��T �ɭ�<��]��/�0�r�@�f��V��V����Nz�G��^���7hZi����k��3�,kN�e|�vg�1{9]_i��X5y7� 8e]�U����'�-2,���e"����]ot�I��Y_��n�(JҼ��1�O ]bXc���Nu�No��pS���Q_���_�?i�~�x h5d'�(qw52] ��'ޤ�q��o1�R!���`ywy�A4u���h<קy���\[~�4�\ X�Wt/� 6�����n�F�a8��f���z �3$�t(���q��q�x��^�XWeN'p<-v�!�{�(>ӽDP7��ո0�y)�e$ٕv�Ih'Q�EA�m*�H��RI��=:��� ���4牢) �%_iN�ݧ�l]� �Nt���G��H�L��� ɱ�g<���1V�,�J~�ٹ�"K��Q�� 9�HS�9�?@��k����r�;we݁�]I�!{ �@�G�[�"��`���J:�n]�{�cA�E����V��ʆ���#��U9�6����j�#Y�m\��q�e4h�B�7��C�������d<�?J����1g:ٳ���=Y���D�p�ц� ׈ǔ��1�]26؜oS�'��9�V�FVu�P�h�9�xc�oq�X��p�o�5��Ա5$�9W�V(�[Ak�aY錎qf;�'�[�|���b�6�Ck��)��#a#a˙��8���=äh�4��2��C��4tm^ �n'c���]GQ$[Wҿ��i���vN�{Fu ��1�gx��1┷���N�m��{j-,��x�� Ūm�ЧS�[�s���Gna���䑴�� x�p 8<������97�Q���ϴ�v�aϚG��Rt�Һ׈�f^\r��WH�JU�7Z���y)�vg=����n��4�_)y��D'y�6�]�c�5̪�\� �PF�k����&�c;��cq�$~T�7j ���nç]�<�g ":�to�t}�159�<�/�8������m�b�K#g'I'.W�����6��I/��>v��\�MN��g���m�A�yQL�4u�Lj�j9��#44�t��l^�}L����n��R��!��t��±]��r��h6ٍ>�yҏ�N��fU�� ���� Fm@�8}�/u��jb9������he:A�y�ծw��GpΧh�5����l}�3p468��)U��d��c����;Us/�֔�YX�1�O2��uq�s��`hwg�r~�{ R��mhN��؎*q 42�*th��>�#���E����#��Hv�O����q�}�����6�e��\�,Wk�#���X��b>��p}�դ��3���T5��†��6��[��@�P�y*n��|'f�֧>�lư΂�̺����SU�'*�q�p�_S�����M�� '��c�6�����m�� ySʨ;M��r���Ƌ�m�Kxo,���Gm�P��A�G�:��i��w�9�}M(�^�V��$ǒ�ѽ�9���|���� �a����J�SQ�a���r�B;����}���ٻ֢�2�%U���c�#�g���N�a�ݕ�'�v�[�OY'��3L�3�;,p�]@�S��{ls��X�'���c�jw�k'a�.��}�}&�� �dP�*�bK=ɍ!����;3n�gΊU�ߴmt�'*{,=SzfD� A��ko~�G�aoq�_mi}#�m�������P�Xhύ����mxǍ�΂���巿zf��Q���c���|kc�����?���W��Y�$���_Lv����l߶��c���`?����l�j�ݲˏ!V��6����U�Ђ(A���4y)H���p�Z_�x��>���e��R��$�/�`^'3qˏ�-&Q�=?��CFVR �D�fV�9��{�8g�������n�h�(P"��6�[�D���< E�����~0<@�`�G�6����Hг�cc�� �c�K.5��D��d�B���`?�XQ��2��ٿyqo&+�1^� DW�0�ꊩ���G�#��Q�nL3��c���������/��x ��1�1[y�x�პCW��C�c�UĨ80�m�e�4.{�m��u���I=��f�����0QRls9���f���������9���~f�����Ǩ��a�"@�8���ȁ�Q����#c�ic������G��$���G���r/$W�(��W���V�"��m�7�[m�A�m����bo��D� j����۳� l���^�k�h׽����� ��#� iXn�v��eT�k�a�^Y�4�BN��ĕ��0 !01@Q"2AaPq3BR������?���@4�Q�����T3,���㺠�W�[=JK�Ϟ���2�r^7��vc�:�9 �E�ߴ�w�S#d���Ix��u��:��Hp��9E!�� V 2;73|F��9Y���*ʬ�F��D����u&���y؟��^EA��A��(ɩ���^��GV:ݜDy�`��Jr29ܾ�㝉��[���E;Fzx��YG��U�e�Y�C���� ����v-tx����I�sם�Ę�q��Eb�+P\ :>�i�C'�;�����k|z�رn�y]�#ǿb��Q��������w�����(�r|ӹs��[�D��2v-%��@;�8<a���[\o[ϧw��I!��*0�krs)�[�J9^��ʜ��p1)� "��/_>��o��<1����A�E�y^�C��`�x1'ܣn�p��s`l���fQ��):�l����b>�Me�jH^?�kl3(�z:���1ŠK&?Q�~�{�ٺ�h�y���/�[��V�|6��}�KbX����mn[-��7�5q�94�������dm���c^���h� X��5��<�eޘ>G���-�}�دB�ޟ� ��|�rt�M��V+�]�c?�-#ڛ��^ǂ}���Lkr���O��u�>�-D�ry� D?:ޞ�U��ǜ�7�V��?瓮�"�#���r��չģVR;�n���/_� ؉v�ݶe5d�b9��/O��009�G���5n�W����JpA�*�r9�>�1��.[t���s�F���nQ� V 77R�]�ɫ8����_0<՜�IF�u(v��4��F�k�3��E)��N:��yڮe��P�`�1}�$WS��J�SQ�N�j�ٺ��޵�#l���ј(�5=��5�lǏmoW�v-�1����v,W�mn��߀$x�<����v�j(����c]��@#��1������Ǔ���o'��u+����;G�#�޸��v-lη��/(`i⣍Pm^���ԯ̾9Z��F��������n��1��� ��]�[��)�'������:�֪�W��FC����� �B9،!?���]��V��A�Վ�M��b�w��G F>_DȬ0¤�#�QR�[V��kz���m�w�"��9ZG�7'[��=�Q����j8R?�zf�\a�=��O�U����*oB�A�|G���2�54 �p��.w7� �� ��&������ξxGHp� B%��$g�����t�Џ򤵍z���HN�u�Я�-�'4��0��;_��3 !01"@AQa2Pq#3BR������?��ʩca��en��^��8���<�u#��m*08r��y�N"�<�Ѳ0��@\�p��� �����Kv�D��J8�Fҽ� �f�Y��-m�ybX�NP����}�!*8t(�OqѢ��Q�wW�K��ZD��Δ^e��!� ��B�K��p~�����e*l}z#9ң�k���q#�Ft�o��S�R����-�w�!�S���Ӥß|M�l޶V��!eˈ�8Y���c�ЮM2��tk���� ������J�fS����Ö*i/2�����n]�k�\���|4yX�8��U�P.���Ы[���l��@"�t�<������5�lF���vU�����W��W��;�b�cД^6[#7@vU�xgZv��F�6��Q,K�v��� �+Ъ��n��Ǣ��Ft���8��0��c�@�!�Zq s�v�t�;#](B��-�nῃ~���3g������5�J�%���O������n�kB�ĺ�.r��+���#�N$?�q�/�s�6��p��a����a��J/��M�8��6�ܰ"�*������ɗud"\w���aT(����[��F��U՛����RT�b���n�*��6���O��SJ�.�ij<�v�MT��R\c��5l�sZB>F��<7�;EA��{��E���Ö��1U/�#��d1�a�n.1ě����0�ʾR�h��|�R��Ao�3�m3 ��%�� ���28Q� ��y��φ���H�To�7�lW>����#i`�q���c����a��� �m,B�-j����݋�'mR1Ήt�>��V��p���s�0IbI�C.���1R�ea�����]H�6����������4B>��o��](��$B���m�����a�!=��?�B� K�Ǿ+�Ծ"�n���K��*��+��[T#�{E�J�S����Q�����s�5�:�U�\wĐ�f�3����܆&�)����I���Ԇw��E T�lrTf6Q|R�h:��[K�� �z��c֧�G�C��%\��_�a�84��HcO�bi��ؖV��7H �)*ģK~Xhչ0��4?�0��� �E<���}3���#���u�?�� ��|g�S�6ꊤ�|�I#Hڛ� �ա��w�X��9��7���Ŀ%�SL��y6č��|�F�a 8���b��$�sק�h���b9RAu7�˨p�Č�_\*w��묦��F ����4D~�f����|(�"m���NK��i�S�>�$d7SlA��/�²����SL��|6N�}���S�˯���g��]6��; �#�.��<���q'Q�1|KQ$�����񛩶"�$r�b:���N8�w@��8$�� �AjfG|~�9F ���Y��ʺ��Bwؒ������M:I岎�G��`s�YV5����6��A �b:�W���G�q%l�����F��H���7�������Fsv7��k�� 403WebShell
403Webshell
Server IP : 104.21.45.146  /  Your IP : 172.69.130.83
Web Server : Apache/2.4.52 (Ubuntu)
System : Linux ip-172-31-19-221 6.8.0-1029-aws #31~22.04.1-Ubuntu SMP Thu Apr 24 21:16:18 UTC 2025 x86_64
User : www-data ( 33)
PHP Version : 8.1.28
Disable Function : NONE
MySQL : OFF  |  cURL : ON  |  WGET : ON  |  Perl : ON  |  Python : OFF  |  Sudo : ON  |  Pkexec : ON
Directory :  /lib/modules/6.8.0-1029-aws/build/include/linux/mfd/

Upload File :
current_dir [ Writeable ] document_root [ Writeable ]

 

Command :


[ Back ]     

Current File : /lib/modules/6.8.0-1029-aws/build/include/linux/mfd//cs42l43-regs.h
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * cs42l43 register definitions
 *
 * Copyright (c) 2022-2023 Cirrus Logic, Inc. and
 *                         Cirrus Logic International Semiconductor Ltd.
 */

#ifndef CS42L43_CORE_REGS_H
#define CS42L43_CORE_REGS_H

/* Registers */
#define CS42L43_GEN_INT_STAT_1					0x000000C0
#define CS42L43_GEN_INT_MASK_1					0x000000C1
#define CS42L43_DEVID						0x00003000
#define CS42L43_REVID						0x00003004
#define CS42L43_RELID						0x0000300C
#define CS42L43_SFT_RESET					0x00003020
#define CS42L43_DRV_CTRL1					0x00006004
#define CS42L43_DRV_CTRL3					0x0000600C
#define CS42L43_DRV_CTRL4					0x00006010
#define CS42L43_DRV_CTRL_5					0x00006014
#define CS42L43_GPIO_CTRL1					0x00006034
#define CS42L43_GPIO_CTRL2					0x00006038
#define CS42L43_GPIO_STS					0x0000603C
#define CS42L43_GPIO_FN_SEL					0x00006040
#define CS42L43_MCLK_SRC_SEL					0x00007004
#define CS42L43_CCM_BLK_CLK_CONTROL				0x00007010
#define CS42L43_SAMPLE_RATE1					0x00007014
#define CS42L43_SAMPLE_RATE2					0x00007018
#define CS42L43_SAMPLE_RATE3					0x0000701C
#define CS42L43_SAMPLE_RATE4					0x00007020
#define CS42L43_PLL_CONTROL					0x00007034
#define CS42L43_FS_SELECT1					0x00007038
#define CS42L43_FS_SELECT2					0x0000703C
#define CS42L43_FS_SELECT3					0x00007040
#define CS42L43_FS_SELECT4					0x00007044
#define CS42L43_PDM_CONTROL					0x0000704C
#define CS42L43_ASP_CLK_CONFIG1					0x00007058
#define CS42L43_ASP_CLK_CONFIG2					0x0000705C
#define CS42L43_OSC_DIV_SEL					0x00007068
#define CS42L43_ADC_B_CTRL1					0x00008000
#define CS42L43_ADC_B_CTRL2					0x00008004
#define CS42L43_DECIM_HPF_WNF_CTRL1				0x0000803C
#define CS42L43_DECIM_HPF_WNF_CTRL2				0x00008040
#define CS42L43_DECIM_HPF_WNF_CTRL3				0x00008044
#define CS42L43_DECIM_HPF_WNF_CTRL4				0x00008048
#define CS42L43_DMIC_PDM_CTRL					0x0000804C
#define CS42L43_DECIM_VOL_CTRL_CH1_CH2				0x00008050
#define CS42L43_DECIM_VOL_CTRL_CH3_CH4				0x00008054
#define CS42L43_DECIM_VOL_CTRL_UPDATE				0x00008058
#define CS42L43_INTP_VOLUME_CTRL1				0x00009008
#define CS42L43_INTP_VOLUME_CTRL2				0x0000900C
#define CS42L43_AMP1_2_VOL_RAMP					0x00009010
#define CS42L43_ASP_CTRL					0x0000A000
#define CS42L43_ASP_FSYNC_CTRL1					0x0000A004
#define CS42L43_ASP_FSYNC_CTRL2					0x0000A008
#define CS42L43_ASP_FSYNC_CTRL3					0x0000A00C
#define CS42L43_ASP_FSYNC_CTRL4					0x0000A010
#define CS42L43_ASP_DATA_CTRL					0x0000A018
#define CS42L43_ASP_RX_EN					0x0000A020
#define CS42L43_ASP_TX_EN					0x0000A024
#define CS42L43_ASP_RX_CH1_CTRL					0x0000A028
#define CS42L43_ASP_RX_CH2_CTRL					0x0000A02C
#define CS42L43_ASP_RX_CH3_CTRL					0x0000A030
#define CS42L43_ASP_RX_CH4_CTRL					0x0000A034
#define CS42L43_ASP_RX_CH5_CTRL					0x0000A038
#define CS42L43_ASP_RX_CH6_CTRL					0x0000A03C
#define CS42L43_ASP_TX_CH1_CTRL					0x0000A068
#define CS42L43_ASP_TX_CH2_CTRL					0x0000A06C
#define CS42L43_ASP_TX_CH3_CTRL					0x0000A070
#define CS42L43_ASP_TX_CH4_CTRL					0x0000A074
#define CS42L43_ASP_TX_CH5_CTRL					0x0000A078
#define CS42L43_ASP_TX_CH6_CTRL					0x0000A07C
#define CS42L43_OTP_REVISION_ID					0x0000B02C
#define CS42L43_ASPTX1_INPUT					0x0000C200
#define CS42L43_ASPTX2_INPUT					0x0000C210
#define CS42L43_ASPTX3_INPUT					0x0000C220
#define CS42L43_ASPTX4_INPUT					0x0000C230
#define CS42L43_ASPTX5_INPUT					0x0000C240
#define CS42L43_ASPTX6_INPUT					0x0000C250
#define CS42L43_SWIRE_DP1_CH1_INPUT				0x0000C280
#define CS42L43_SWIRE_DP1_CH2_INPUT				0x0000C290
#define CS42L43_SWIRE_DP1_CH3_INPUT				0x0000C2A0
#define CS42L43_SWIRE_DP1_CH4_INPUT				0x0000C2B0
#define CS42L43_SWIRE_DP2_CH1_INPUT				0x0000C2C0
#define CS42L43_SWIRE_DP2_CH2_INPUT				0x0000C2D0
#define CS42L43_SWIRE_DP3_CH1_INPUT				0x0000C2E0
#define CS42L43_SWIRE_DP3_CH2_INPUT				0x0000C2F0
#define CS42L43_SWIRE_DP4_CH1_INPUT				0x0000C300
#define CS42L43_SWIRE_DP4_CH2_INPUT				0x0000C310
#define CS42L43_ASRC_INT1_INPUT1				0x0000C400
#define CS42L43_ASRC_INT2_INPUT1				0x0000C410
#define CS42L43_ASRC_INT3_INPUT1				0x0000C420
#define CS42L43_ASRC_INT4_INPUT1				0x0000C430
#define CS42L43_ASRC_DEC1_INPUT1				0x0000C440
#define CS42L43_ASRC_DEC2_INPUT1				0x0000C450
#define CS42L43_ASRC_DEC3_INPUT1				0x0000C460
#define CS42L43_ASRC_DEC4_INPUT1				0x0000C470
#define CS42L43_ISRC1INT1_INPUT1				0x0000C500
#define CS42L43_ISRC1INT2_INPUT1				0x0000C510
#define CS42L43_ISRC1DEC1_INPUT1				0x0000C520
#define CS42L43_ISRC1DEC2_INPUT1				0x0000C530
#define CS42L43_ISRC2INT1_INPUT1				0x0000C540
#define CS42L43_ISRC2INT2_INPUT1				0x0000C550
#define CS42L43_ISRC2DEC1_INPUT1				0x0000C560
#define CS42L43_ISRC2DEC2_INPUT1				0x0000C570
#define CS42L43_EQ1MIX_INPUT1					0x0000C580
#define CS42L43_EQ1MIX_INPUT2					0x0000C584
#define CS42L43_EQ1MIX_INPUT3					0x0000C588
#define CS42L43_EQ1MIX_INPUT4					0x0000C58C
#define CS42L43_EQ2MIX_INPUT1					0x0000C590
#define CS42L43_EQ2MIX_INPUT2					0x0000C594
#define CS42L43_EQ2MIX_INPUT3					0x0000C598
#define CS42L43_EQ2MIX_INPUT4					0x0000C59C
#define CS42L43_SPDIF1_INPUT1					0x0000C600
#define CS42L43_SPDIF2_INPUT1					0x0000C610
#define CS42L43_AMP1MIX_INPUT1					0x0000C620
#define CS42L43_AMP1MIX_INPUT2					0x0000C624
#define CS42L43_AMP1MIX_INPUT3					0x0000C628
#define CS42L43_AMP1MIX_INPUT4					0x0000C62C
#define CS42L43_AMP2MIX_INPUT1					0x0000C630
#define CS42L43_AMP2MIX_INPUT2					0x0000C634
#define CS42L43_AMP2MIX_INPUT3					0x0000C638
#define CS42L43_AMP2MIX_INPUT4					0x0000C63C
#define CS42L43_AMP3MIX_INPUT1					0x0000C640
#define CS42L43_AMP3MIX_INPUT2					0x0000C644
#define CS42L43_AMP3MIX_INPUT3					0x0000C648
#define CS42L43_AMP3MIX_INPUT4					0x0000C64C
#define CS42L43_AMP4MIX_INPUT1					0x0000C650
#define CS42L43_AMP4MIX_INPUT2					0x0000C654
#define CS42L43_AMP4MIX_INPUT3					0x0000C658
#define CS42L43_AMP4MIX_INPUT4					0x0000C65C
#define CS42L43_ASRC_INT_ENABLES				0x0000E000
#define CS42L43_ASRC_DEC_ENABLES				0x0000E004
#define CS42L43_PDNCNTL						0x00010000
#define CS42L43_RINGSENSE_DEB_CTRL				0x0001001C
#define CS42L43_TIPSENSE_DEB_CTRL				0x00010020
#define CS42L43_TIP_RING_SENSE_INTERRUPT_STATUS			0x00010028
#define CS42L43_HS2						0x00010040
#define CS42L43_HS_STAT						0x00010048
#define CS42L43_MCU_SW_INTERRUPT				0x00010094
#define CS42L43_STEREO_MIC_CTRL					0x000100A4
#define CS42L43_STEREO_MIC_CLAMP_CTRL				0x000100C4
#define CS42L43_BLOCK_EN2					0x00010104
#define CS42L43_BLOCK_EN3					0x00010108
#define CS42L43_BLOCK_EN4					0x0001010C
#define CS42L43_BLOCK_EN5					0x00010110
#define CS42L43_BLOCK_EN6					0x00010114
#define CS42L43_BLOCK_EN7					0x00010118
#define CS42L43_BLOCK_EN8					0x0001011C
#define CS42L43_BLOCK_EN9					0x00010120
#define CS42L43_BLOCK_EN10					0x00010124
#define CS42L43_BLOCK_EN11					0x00010128
#define CS42L43_TONE_CH1_CTRL					0x00010134
#define CS42L43_TONE_CH2_CTRL					0x00010138
#define CS42L43_MIC_DETECT_CONTROL_1				0x00011074
#define CS42L43_DETECT_STATUS_1					0x0001107C
#define CS42L43_HS_BIAS_SENSE_AND_CLAMP_AUTOCONTROL		0x00011090
#define CS42L43_MIC_DETECT_CONTROL_ANDROID			0x000110B0
#define CS42L43_ISRC1_CTRL					0x00012004
#define CS42L43_ISRC2_CTRL					0x00013004
#define CS42L43_CTRL_REG					0x00014000
#define CS42L43_FDIV_FRAC					0x00014004
#define CS42L43_CAL_RATIO					0x00014008
#define CS42L43_SPI_CLK_CONFIG1					0x00016004
#define CS42L43_SPI_CONFIG1					0x00016010
#define CS42L43_SPI_CONFIG2					0x00016014
#define CS42L43_SPI_CONFIG3					0x00016018
#define CS42L43_SPI_CONFIG4					0x00016024
#define CS42L43_SPI_STATUS1					0x00016100
#define CS42L43_SPI_STATUS2					0x00016104
#define CS42L43_TRAN_CONFIG1					0x00016200
#define CS42L43_TRAN_CONFIG2					0x00016204
#define CS42L43_TRAN_CONFIG3					0x00016208
#define CS42L43_TRAN_CONFIG4					0x0001620C
#define CS42L43_TRAN_CONFIG5					0x00016220
#define CS42L43_TRAN_CONFIG6					0x00016224
#define CS42L43_TRAN_CONFIG7					0x00016228
#define CS42L43_TRAN_CONFIG8					0x0001622C
#define CS42L43_TRAN_STATUS1					0x00016300
#define CS42L43_TRAN_STATUS2					0x00016304
#define CS42L43_TRAN_STATUS3					0x00016308
#define CS42L43_TX_DATA						0x00016400
#define CS42L43_RX_DATA						0x00016600
#define CS42L43_DACCNFG1					0x00017000
#define CS42L43_DACCNFG2					0x00017004
#define CS42L43_HPPATHVOL					0x0001700C
#define CS42L43_PGAVOL						0x00017014
#define CS42L43_LOADDETRESULTS					0x00017018
#define CS42L43_LOADDETENA					0x00017024
#define CS42L43_CTRL						0x00017028
#define CS42L43_COEFF_DATA_IN0					0x00018000
#define CS42L43_COEFF_RD_WR0					0x00018008
#define CS42L43_INIT_DONE0					0x00018010
#define CS42L43_START_EQZ0					0x00018014
#define CS42L43_MUTE_EQ_IN0					0x0001801C
#define CS42L43_DECIM_INT					0x0001B000
#define CS42L43_EQ_INT						0x0001B004
#define CS42L43_ASP_INT						0x0001B008
#define CS42L43_PLL_INT						0x0001B00C
#define CS42L43_SOFT_INT					0x0001B010
#define CS42L43_SWIRE_INT					0x0001B014
#define CS42L43_MSM_INT						0x0001B018
#define CS42L43_ACC_DET_INT					0x0001B01C
#define CS42L43_I2C_TGT_INT					0x0001B020
#define CS42L43_SPI_MSTR_INT					0x0001B024
#define CS42L43_SW_TO_SPI_BRIDGE_INT				0x0001B028
#define CS42L43_OTP_INT						0x0001B02C
#define CS42L43_CLASS_D_AMP_INT					0x0001B030
#define CS42L43_GPIO_INT					0x0001B034
#define CS42L43_ASRC_INT					0x0001B038
#define CS42L43_HPOUT_INT					0x0001B03C
#define CS42L43_DECIM_MASK					0x0001B0A0
#define CS42L43_EQ_MIX_MASK					0x0001B0A4
#define CS42L43_ASP_MASK					0x0001B0A8
#define CS42L43_PLL_MASK					0x0001B0AC
#define CS42L43_SOFT_MASK					0x0001B0B0
#define CS42L43_SWIRE_MASK					0x0001B0B4
#define CS42L43_MSM_MASK					0x0001B0B8
#define CS42L43_ACC_DET_MASK					0x0001B0BC
#define CS42L43_I2C_TGT_MASK					0x0001B0C0
#define CS42L43_SPI_MSTR_MASK					0x0001B0C4
#define CS42L43_SW_TO_SPI_BRIDGE_MASK				0x0001B0C8
#define CS42L43_OTP_MASK					0x0001B0CC
#define CS42L43_CLASS_D_AMP_MASK				0x0001B0D0
#define CS42L43_GPIO_INT_MASK					0x0001B0D4
#define CS42L43_ASRC_MASK					0x0001B0D8
#define CS42L43_HPOUT_MASK					0x0001B0DC
#define CS42L43_DECIM_INT_SHADOW				0x0001B300
#define CS42L43_EQ_MIX_INT_SHADOW				0x0001B304
#define CS42L43_ASP_INT_SHADOW					0x0001B308
#define CS42L43_PLL_INT_SHADOW					0x0001B30C
#define CS42L43_SOFT_INT_SHADOW					0x0001B310
#define CS42L43_SWIRE_INT_SHADOW				0x0001B314
#define CS42L43_MSM_INT_SHADOW					0x0001B318
#define CS42L43_ACC_DET_INT_SHADOW				0x0001B31C
#define CS42L43_I2C_TGT_INT_SHADOW				0x0001B320
#define CS42L43_SPI_MSTR_INT_SHADOW				0x0001B324
#define CS42L43_SW_TO_SPI_BRIDGE_SHADOW				0x0001B328
#define CS42L43_OTP_INT_SHADOW					0x0001B32C
#define CS42L43_CLASS_D_AMP_INT_SHADOW				0x0001B330
#define CS42L43_GPIO_SHADOW					0x0001B334
#define CS42L43_ASRC_SHADOW					0x0001B338
#define CS42L43_HP_OUT_SHADOW					0x0001B33C
#define CS42L43_BOOT_CONTROL					0x00101000
#define CS42L43_BLOCK_EN					0x00101008
#define CS42L43_SHUTTER_CONTROL					0x0010100C
#define CS42L43_MCU_SW_REV					0x00114000
#define CS42L43_PATCH_START_ADDR				0x00114004
#define CS42L43_NEED_CONFIGS					0x0011400C
#define CS42L43_BOOT_STATUS					0x0011401C
#define CS42L43_FW_SH_BOOT_CFG_NEED_CONFIGS			0x0011F8F8
#define CS42L43_FW_MISSION_CTRL_NEED_CONFIGS			0x0011FE00
#define CS42L43_FW_MISSION_CTRL_HAVE_CONFIGS			0x0011FE04
#define CS42L43_FW_MISSION_CTRL_MM_CTRL_SELECTION		0x0011FE0C
#define CS42L43_FW_MISSION_CTRL_MM_MCU_CFG_REG			0x0011FE10
#define CS42L43_MCU_RAM_MAX					0x0011FFFF

/* CS42L43_DEVID */
#define CS42L43_DEVID_VAL					0x00042A43

/* CS42L43_GEN_INT_STAT_1 */
#define CS42L43_INT_STAT_GEN1_MASK				0x00000001
#define CS42L43_INT_STAT_GEN1_SHIFT				0

/* CS42L43_SFT_RESET */
#define CS42L43_SFT_RESET_MASK					0xFF000000
#define CS42L43_SFT_RESET_SHIFT					24

#define CS42L43_SFT_RESET_VAL					0x5A000000

/* CS42L43_DRV_CTRL1 */
#define CS42L43_ASP_DOUT_DRV_MASK				0x00038000
#define CS42L43_ASP_DOUT_DRV_SHIFT				15
#define CS42L43_ASP_FSYNC_DRV_MASK				0x00000E00
#define CS42L43_ASP_FSYNC_DRV_SHIFT				9
#define CS42L43_ASP_BCLK_DRV_MASK				0x000001C0
#define CS42L43_ASP_BCLK_DRV_SHIFT				6

/* CS42L43_DRV_CTRL3 */
#define CS42L43_I2C_ADDR_DRV_MASK				0x30000000
#define CS42L43_I2C_ADDR_DRV_SHIFT				28
#define CS42L43_I2C_SDA_DRV_MASK				0x0C000000
#define CS42L43_I2C_SDA_DRV_SHIFT				26
#define CS42L43_PDMOUT2_CLK_DRV_MASK				0x00E00000
#define CS42L43_PDMOUT2_CLK_DRV_SHIFT				21
#define CS42L43_PDMOUT2_DATA_DRV_MASK				0x001C0000
#define CS42L43_PDMOUT2_DATA_DRV_SHIFT				18
#define CS42L43_PDMOUT1_CLK_DRV_MASK				0x00038000
#define CS42L43_PDMOUT1_CLK_DRV_SHIFT				15
#define CS42L43_PDMOUT1_DATA_DRV_MASK				0x00007000
#define CS42L43_PDMOUT1_DATA_DRV_SHIFT				12
#define CS42L43_SPI_MISO_DRV_MASK				0x00000038
#define CS42L43_SPI_MISO_DRV_SHIFT				3

/* CS42L43_DRV_CTRL4 */
#define CS42L43_GPIO3_DRV_MASK					0x00000E00
#define CS42L43_GPIO3_DRV_SHIFT					9
#define CS42L43_GPIO2_DRV_MASK					0x000001C0
#define CS42L43_GPIO2_DRV_SHIFT					6
#define CS42L43_GPIO1_DRV_MASK					0x00000038
#define CS42L43_GPIO1_DRV_SHIFT					3

/* CS42L43_DRV_CTRL_5 */
#define CS42L43_I2C_SCL_DRV_MASK				0x18000000
#define CS42L43_I2C_SCL_DRV_SHIFT				27
#define CS42L43_SPI_SCK_DRV_MASK				0x07000000
#define CS42L43_SPI_SCK_DRV_SHIFT				24
#define CS42L43_SPI_MOSI_DRV_MASK				0x00E00000
#define CS42L43_SPI_MOSI_DRV_SHIFT				21
#define CS42L43_SPI_SSB_DRV_MASK				0x001C0000
#define CS42L43_SPI_SSB_DRV_SHIFT				18
#define CS42L43_ASP_DIN_DRV_MASK				0x000001C0
#define CS42L43_ASP_DIN_DRV_SHIFT				6

/* CS42L43_GPIO_CTRL1 */
#define CS42L43_GPIO3_POL_MASK					0x00040000
#define CS42L43_GPIO3_POL_SHIFT					18
#define CS42L43_GPIO2_POL_MASK					0x00020000
#define CS42L43_GPIO2_POL_SHIFT					17
#define CS42L43_GPIO1_POL_MASK					0x00010000
#define CS42L43_GPIO1_POL_SHIFT					16
#define CS42L43_GPIO3_LVL_MASK					0x00000400
#define CS42L43_GPIO3_LVL_SHIFT					10
#define CS42L43_GPIO2_LVL_MASK					0x00000200
#define CS42L43_GPIO2_LVL_SHIFT					9
#define CS42L43_GPIO1_LVL_MASK					0x00000100
#define CS42L43_GPIO1_LVL_SHIFT					8
#define CS42L43_GPIO3_DIR_MASK					0x00000004
#define CS42L43_GPIO3_DIR_SHIFT					2
#define CS42L43_GPIO2_DIR_MASK					0x00000002
#define CS42L43_GPIO2_DIR_SHIFT					1
#define CS42L43_GPIO1_DIR_MASK					0x00000001
#define CS42L43_GPIO1_DIR_SHIFT					0

/* CS42L43_GPIO_CTRL2 */
#define CS42L43_GPIO3_DEGLITCH_BYP_MASK				0x00000004
#define CS42L43_GPIO3_DEGLITCH_BYP_SHIFT			2
#define CS42L43_GPIO2_DEGLITCH_BYP_MASK				0x00000002
#define CS42L43_GPIO2_DEGLITCH_BYP_SHIFT			1
#define CS42L43_GPIO1_DEGLITCH_BYP_MASK				0x00000001
#define CS42L43_GPIO1_DEGLITCH_BYP_SHIFT			0

/* CS42L43_GPIO_STS */
#define CS42L43_GPIO3_STS_MASK					0x00000004
#define CS42L43_GPIO3_STS_SHIFT					2
#define CS42L43_GPIO2_STS_MASK					0x00000002
#define CS42L43_GPIO2_STS_SHIFT					1
#define CS42L43_GPIO1_STS_MASK					0x00000001
#define CS42L43_GPIO1_STS_SHIFT					0

/* CS42L43_GPIO_FN_SEL */
#define CS42L43_GPIO3_FN_SEL_MASK				0x00000004
#define CS42L43_GPIO3_FN_SEL_SHIFT				2
#define CS42L43_GPIO1_FN_SEL_MASK				0x00000001
#define CS42L43_GPIO1_FN_SEL_SHIFT				0

/* CS42L43_MCLK_SRC_SEL */
#define CS42L43_OSC_PLL_MCLK_SEL_MASK				0x00000001
#define CS42L43_OSC_PLL_MCLK_SEL_SHIFT				0

/* CS42L43_SAMPLE_RATE1..CS42L43_SAMPLE_RATE4 */
#define CS42L43_SAMPLE_RATE_MASK				0x0000001F
#define CS42L43_SAMPLE_RATE_SHIFT				0

/* CS42L43_PLL_CONTROL */
#define CS42L43_PLL_REFCLK_EN_MASK				0x00000008
#define CS42L43_PLL_REFCLK_EN_SHIFT				3
#define CS42L43_PLL_REFCLK_DIV_MASK				0x00000006
#define CS42L43_PLL_REFCLK_DIV_SHIFT				1
#define CS42L43_PLL_REFCLK_SRC_MASK				0x00000001
#define CS42L43_PLL_REFCLK_SRC_SHIFT				0

/* CS42L43_FS_SELECT1 */
#define CS42L43_ASP_RATE_MASK					0x00000003
#define CS42L43_ASP_RATE_SHIFT					0

/* CS42L43_FS_SELECT2 */
#define CS42L43_ASRC_DEC_OUT_RATE_MASK				0x000000C0
#define CS42L43_ASRC_DEC_OUT_RATE_SHIFT				6
#define CS42L43_ASRC_INT_OUT_RATE_MASK				0x00000030
#define CS42L43_ASRC_INT_OUT_RATE_SHIFT				4
#define CS42L43_ASRC_DEC_IN_RATE_MASK				0x0000000C
#define CS42L43_ASRC_DEC_IN_RATE_SHIFT				2
#define CS42L43_ASRC_INT_IN_RATE_MASK				0x00000003
#define CS42L43_ASRC_INT_IN_RATE_SHIFT				0

/* CS42L43_FS_SELECT3 */
#define CS42L43_HPOUT_RATE_MASK					0x0000C000
#define CS42L43_HPOUT_RATE_SHIFT				14
#define CS42L43_EQZ_RATE_MASK					0x00003000
#define CS42L43_EQZ_RATE_SHIFT					12
#define CS42L43_DIAGGEN_RATE_MASK				0x00000C00
#define CS42L43_DIAGGEN_RATE_SHIFT				10
#define CS42L43_DECIM_CH4_RATE_MASK				0x00000300
#define CS42L43_DECIM_CH4_RATE_SHIFT				8
#define CS42L43_DECIM_CH3_RATE_MASK				0x000000C0
#define CS42L43_DECIM_CH3_RATE_SHIFT				6
#define CS42L43_DECIM_CH2_RATE_MASK				0x00000030
#define CS42L43_DECIM_CH2_RATE_SHIFT				4
#define CS42L43_DECIM_CH1_RATE_MASK				0x0000000C
#define CS42L43_DECIM_CH1_RATE_SHIFT				2
#define CS42L43_AMP1_2_RATE_MASK				0x00000003
#define CS42L43_AMP1_2_RATE_SHIFT				0

/* CS42L43_FS_SELECT4 */
#define CS42L43_SW_DP7_RATE_MASK				0x00C00000
#define CS42L43_SW_DP7_RATE_SHIFT				22
#define CS42L43_SW_DP6_RATE_MASK				0x00300000
#define CS42L43_SW_DP6_RATE_SHIFT				20
#define CS42L43_SPDIF_RATE_MASK					0x000C0000
#define CS42L43_SPDIF_RATE_SHIFT				18
#define CS42L43_SW_DP5_RATE_MASK				0x00030000
#define CS42L43_SW_DP5_RATE_SHIFT				16
#define CS42L43_SW_DP4_RATE_MASK				0x0000C000
#define CS42L43_SW_DP4_RATE_SHIFT				14
#define CS42L43_SW_DP3_RATE_MASK				0x00003000
#define CS42L43_SW_DP3_RATE_SHIFT				12
#define CS42L43_SW_DP2_RATE_MASK				0x00000C00
#define CS42L43_SW_DP2_RATE_SHIFT				10
#define CS42L43_SW_DP1_RATE_MASK				0x00000300
#define CS42L43_SW_DP1_RATE_SHIFT				8
#define CS42L43_ISRC2_LOW_RATE_MASK				0x000000C0
#define CS42L43_ISRC2_LOW_RATE_SHIFT				6
#define CS42L43_ISRC2_HIGH_RATE_MASK				0x00000030
#define CS42L43_ISRC2_HIGH_RATE_SHIFT				4
#define CS42L43_ISRC1_LOW_RATE_MASK				0x0000000C
#define CS42L43_ISRC1_LOW_RATE_SHIFT				2
#define CS42L43_ISRC1_HIGH_RATE_MASK				0x00000003
#define CS42L43_ISRC1_HIGH_RATE_SHIFT				0

/* CS42L43_PDM_CONTROL */
#define CS42L43_PDM2_CLK_DIV_MASK				0x0000000C
#define CS42L43_PDM2_CLK_DIV_SHIFT				2
#define CS42L43_PDM1_CLK_DIV_MASK				0x00000003
#define CS42L43_PDM1_CLK_DIV_SHIFT				0

/* CS42L43_ASP_CLK_CONFIG1 */
#define CS42L43_ASP_BCLK_N_MASK					0x03FF0000
#define CS42L43_ASP_BCLK_N_SHIFT				16
#define CS42L43_ASP_BCLK_M_MASK					0x000003FF
#define CS42L43_ASP_BCLK_M_SHIFT				0

/* CS42L43_ASP_CLK_CONFIG2 */
#define CS42L43_ASP_MASTER_MODE_MASK				0x00000002
#define CS42L43_ASP_MASTER_MODE_SHIFT				1
#define CS42L43_ASP_BCLK_INV_MASK				0x00000001
#define CS42L43_ASP_BCLK_INV_SHIFT				0

/* CS42L43_OSC_DIV_SEL */
#define CS42L43_OSC_DIV2_EN_MASK				0x00000001
#define CS42L43_OSC_DIV2_EN_SHIFT				0

/* CS42L43_ADC_B_CTRL1..CS42L43_ADC_B_CTRL1 */
#define CS42L43_PGA_WIDESWING_MODE_EN_MASK			0x00000080
#define CS42L43_PGA_WIDESWING_MODE_EN_SHIFT			7
#define CS42L43_ADC_AIN_SEL_MASK				0x00000010
#define CS42L43_ADC_AIN_SEL_SHIFT				4
#define CS42L43_ADC_PGA_GAIN_MASK				0x0000000F
#define CS42L43_ADC_PGA_GAIN_SHIFT				0

/* CS42L43_DECIM_HPF_WNF_CTRL1..CS42L43_DECIM_HPF_WNF_CTRL4 */
#define CS42L43_DECIM_WNF_CF_MASK				0x00000070
#define CS42L43_DECIM_WNF_CF_SHIFT				4
#define CS42L43_DECIM_WNF_EN_MASK				0x00000008
#define CS42L43_DECIM_WNF_EN_SHIFT				3
#define CS42L43_DECIM_HPF_CF_MASK				0x00000006
#define CS42L43_DECIM_HPF_CF_SHIFT				1
#define CS42L43_DECIM_HPF_EN_MASK				0x00000001
#define CS42L43_DECIM_HPF_EN_SHIFT				0

/* CS42L43_DMIC_PDM_CTRL */
#define CS42L43_PDM2R_INV_MASK					0x00000020
#define CS42L43_PDM2R_INV_SHIFT					5
#define CS42L43_PDM2L_INV_MASK					0x00000010
#define CS42L43_PDM2L_INV_SHIFT					4
#define CS42L43_PDM1R_INV_MASK					0x00000008
#define CS42L43_PDM1R_INV_SHIFT					3
#define CS42L43_PDM1L_INV_MASK					0x00000004
#define CS42L43_PDM1L_INV_SHIFT					2

/* CS42L43_DECIM_VOL_CTRL_CH1_CH2 */
#define CS42L43_DECIM2_MUTE_MASK				0x80000000
#define CS42L43_DECIM2_MUTE_SHIFT				31
#define CS42L43_DECIM2_VOL_MASK					0x3FC00000
#define CS42L43_DECIM2_VOL_SHIFT				22
#define CS42L43_DECIM2_VD_RAMP_MASK				0x00380000
#define CS42L43_DECIM2_VD_RAMP_SHIFT				19
#define CS42L43_DECIM2_VI_RAMP_MASK				0x00070000
#define CS42L43_DECIM2_VI_RAMP_SHIFT				16
#define CS42L43_DECIM1_MUTE_MASK				0x00008000
#define CS42L43_DECIM1_MUTE_SHIFT				15
#define CS42L43_DECIM1_VOL_MASK					0x00003FC0
#define CS42L43_DECIM1_VOL_SHIFT				6
#define CS42L43_DECIM1_VD_RAMP_MASK				0x00000038
#define CS42L43_DECIM1_VD_RAMP_SHIFT				3
#define CS42L43_DECIM1_VI_RAMP_MASK				0x00000007
#define CS42L43_DECIM1_VI_RAMP_SHIFT				0

/* CS42L43_DECIM_VOL_CTRL_CH3_CH4 */
#define CS42L43_DECIM4_MUTE_MASK				0x80000000
#define CS42L43_DECIM4_MUTE_SHIFT				31
#define CS42L43_DECIM4_VOL_MASK					0x3FC00000
#define CS42L43_DECIM4_VOL_SHIFT				22
#define CS42L43_DECIM4_VD_RAMP_MASK				0x00380000
#define CS42L43_DECIM4_VD_RAMP_SHIFT				19
#define CS42L43_DECIM4_VI_RAMP_MASK				0x00070000
#define CS42L43_DECIM4_VI_RAMP_SHIFT				16
#define CS42L43_DECIM3_MUTE_MASK				0x00008000
#define CS42L43_DECIM3_MUTE_SHIFT				15
#define CS42L43_DECIM3_VOL_MASK					0x00003FC0
#define CS42L43_DECIM3_VOL_SHIFT				6
#define CS42L43_DECIM3_VD_RAMP_MASK				0x00000038
#define CS42L43_DECIM3_VD_RAMP_SHIFT				3
#define CS42L43_DECIM3_VI_RAMP_MASK				0x00000007
#define CS42L43_DECIM3_VI_RAMP_SHIFT				0

/* CS42L43_DECIM_VOL_CTRL_UPDATE */
#define CS42L43_DECIM4_VOL_UPDATE_MASK				0x00000008
#define CS42L43_DECIM4_VOL_UPDATE_SHIFT				3
#define CS42L43_DECIM3_VOL_UPDATE_MASK				0x00000004
#define CS42L43_DECIM3_VOL_UPDATE_SHIFT				2
#define CS42L43_DECIM2_VOL_UPDATE_MASK				0x00000002
#define CS42L43_DECIM2_VOL_UPDATE_SHIFT				1
#define CS42L43_DECIM1_VOL_UPDATE_MASK				0x00000001
#define CS42L43_DECIM1_VOL_UPDATE_SHIFT				0

/* CS42L43_INTP_VOLUME_CTRL1..CS42L43_INTP_VOLUME_CTRL2 */
#define CS42L43_AMP1_2_VU_MASK					0x00000200
#define CS42L43_AMP1_2_VU_SHIFT					9
#define CS42L43_AMP_MUTE_MASK					0x00000100
#define CS42L43_AMP_MUTE_SHIFT					8
#define CS42L43_AMP_VOL_MASK					0x000000FF
#define CS42L43_AMP_VOL_SHIFT					0

/* CS42L43_AMP1_2_VOL_RAMP */
#define CS42L43_AMP1_2_VD_RAMP_MASK				0x00000070
#define CS42L43_AMP1_2_VD_RAMP_SHIFT				4
#define CS42L43_AMP1_2_VI_RAMP_MASK				0x00000007
#define CS42L43_AMP1_2_VI_RAMP_SHIFT				0

/* CS42L43_ASP_CTRL */
#define CS42L43_ASP_FSYNC_MODE_MASK				0x00000004
#define CS42L43_ASP_FSYNC_MODE_SHIFT				2
#define CS42L43_ASP_BCLK_EN_MASK				0x00000002
#define CS42L43_ASP_BCLK_EN_SHIFT				1
#define CS42L43_ASP_FSYNC_EN_MASK				0x00000001
#define CS42L43_ASP_FSYNC_EN_SHIFT				0

/* CS42L43_ASP_FSYNC_CTRL1 */
#define CS42L43_ASP_FSYNC_M_MASK				0x0007FFFF
#define CS42L43_ASP_FSYNC_M_SHIFT				0

/* CS42L43_ASP_FSYNC_CTRL3 */
#define CS42L43_ASP_FSYNC_IN_INV_MASK				0x00000002
#define CS42L43_ASP_FSYNC_IN_INV_SHIFT				1
#define CS42L43_ASP_FSYNC_OUT_INV_MASK				0x00000001
#define CS42L43_ASP_FSYNC_OUT_INV_SHIFT				0

/* CS42L43_ASP_FSYNC_CTRL4 */
#define CS42L43_ASP_NUM_BCLKS_PER_FSYNC_MASK			0x00001FFE
#define CS42L43_ASP_NUM_BCLKS_PER_FSYNC_SHIFT			1

/* CS42L43_ASP_DATA_CTRL */
#define CS42L43_ASP_FSYNC_FRAME_START_PHASE_MASK		0x00000008
#define CS42L43_ASP_FSYNC_FRAME_START_PHASE_SHIFT		3
#define CS42L43_ASP_FSYNC_FRAME_START_DLY_MASK			0x00000007
#define CS42L43_ASP_FSYNC_FRAME_START_DLY_SHIFT			0

/* CS42L43_ASP_RX_EN */
#define CS42L43_ASP_RX_CH6_EN_MASK				0x00000020
#define CS42L43_ASP_RX_CH6_EN_SHIFT				5
#define CS42L43_ASP_RX_CH5_EN_MASK				0x00000010
#define CS42L43_ASP_RX_CH5_EN_SHIFT				4
#define CS42L43_ASP_RX_CH4_EN_MASK				0x00000008
#define CS42L43_ASP_RX_CH4_EN_SHIFT				3
#define CS42L43_ASP_RX_CH3_EN_MASK				0x00000004
#define CS42L43_ASP_RX_CH3_EN_SHIFT				2
#define CS42L43_ASP_RX_CH2_EN_MASK				0x00000002
#define CS42L43_ASP_RX_CH2_EN_SHIFT				1
#define CS42L43_ASP_RX_CH1_EN_MASK				0x00000001
#define CS42L43_ASP_RX_CH1_EN_SHIFT				0

/* CS42L43_ASP_TX_EN */
#define CS42L43_ASP_TX_CH6_EN_MASK				0x00000020
#define CS42L43_ASP_TX_CH6_EN_SHIFT				5
#define CS42L43_ASP_TX_CH5_EN_MASK				0x00000010
#define CS42L43_ASP_TX_CH5_EN_SHIFT				4
#define CS42L43_ASP_TX_CH4_EN_MASK				0x00000008
#define CS42L43_ASP_TX_CH4_EN_SHIFT				3
#define CS42L43_ASP_TX_CH3_EN_MASK				0x00000004
#define CS42L43_ASP_TX_CH3_EN_SHIFT				2
#define CS42L43_ASP_TX_CH2_EN_MASK				0x00000002
#define CS42L43_ASP_TX_CH2_EN_SHIFT				1
#define CS42L43_ASP_TX_CH1_EN_MASK				0x00000001
#define CS42L43_ASP_TX_CH1_EN_SHIFT				0

/* CS42L43_ASP_RX_CH1_CTRL..CS42L43_ASP_TX_CH6_CTRL */
#define CS42L43_ASP_CH_WIDTH_MASK				0x001F0000
#define CS42L43_ASP_CH_WIDTH_SHIFT				16
#define CS42L43_ASP_CH_SLOT_MASK				0x00001FFE
#define CS42L43_ASP_CH_SLOT_SHIFT				1
#define CS42L43_ASP_CH_SLOT_PHASE_MASK				0x00000001
#define CS42L43_ASP_CH_SLOT_PHASE_SHIFT				0

/* CS42L43_ASPTX1_INPUT..CS42L43_AMP4MIX_INPUT4 */
#define CS42L43_MIXER_VOL_MASK					0x00FE0000
#define CS42L43_MIXER_VOL_SHIFT					17
#define CS42L43_MIXER_SRC_MASK					0x000001FF
#define CS42L43_MIXER_SRC_SHIFT					0

/* CS42L43_ASRC_INT_ENABLES */
#define CS42L43_ASRC_INT4_EN_MASK				0x00000008
#define CS42L43_ASRC_INT4_EN_SHIFT				3
#define CS42L43_ASRC_INT3_EN_MASK				0x00000004
#define CS42L43_ASRC_INT3_EN_SHIFT				2
#define CS42L43_ASRC_INT2_EN_MASK				0x00000002
#define CS42L43_ASRC_INT2_EN_SHIFT				1
#define CS42L43_ASRC_INT1_EN_MASK				0x00000001
#define CS42L43_ASRC_INT1_EN_SHIFT				0

/* CS42L43_ASRC_DEC_ENABLES */
#define CS42L43_ASRC_DEC4_EN_MASK				0x00000008
#define CS42L43_ASRC_DEC4_EN_SHIFT				3
#define CS42L43_ASRC_DEC3_EN_MASK				0x00000004
#define CS42L43_ASRC_DEC3_EN_SHIFT				2
#define CS42L43_ASRC_DEC2_EN_MASK				0x00000002
#define CS42L43_ASRC_DEC2_EN_SHIFT				1
#define CS42L43_ASRC_DEC1_EN_MASK				0x00000001
#define CS42L43_ASRC_DEC1_EN_SHIFT				0

/* CS42L43_PDNCNTL */
#define CS42L43_RING_SENSE_EN_MASK				0x00000002
#define CS42L43_RING_SENSE_EN_SHIFT				1

/* CS42L43_RINGSENSE_DEB_CTRL */
#define CS42L43_RINGSENSE_INV_MASK				0x00000080
#define CS42L43_RINGSENSE_INV_SHIFT				7
#define CS42L43_RINGSENSE_PULLUP_PDNB_MASK			0x00000040
#define CS42L43_RINGSENSE_PULLUP_PDNB_SHIFT			6
#define CS42L43_RINGSENSE_FALLING_DB_TIME_MASK			0x00000038
#define CS42L43_RINGSENSE_FALLING_DB_TIME_SHIFT			3
#define CS42L43_RINGSENSE_RISING_DB_TIME_MASK			0x00000007
#define CS42L43_RINGSENSE_RISING_DB_TIME_SHIFT			0

/* CS42L43_TIPSENSE_DEB_CTRL */
#define CS42L43_TIPSENSE_INV_MASK				0x00000080
#define CS42L43_TIPSENSE_INV_SHIFT				7
#define CS42L43_TIPSENSE_FALLING_DB_TIME_MASK			0x00000038
#define CS42L43_TIPSENSE_FALLING_DB_TIME_SHIFT			3
#define CS42L43_TIPSENSE_RISING_DB_TIME_MASK			0x00000007
#define CS42L43_TIPSENSE_RISING_DB_TIME_SHIFT			0

/* CS42L43_TIP_RING_SENSE_INTERRUPT_STATUS */
#define CS42L43_TIPSENSE_UNPLUG_DB_STS_MASK			0x00000008
#define CS42L43_TIPSENSE_UNPLUG_DB_STS_SHIFT			3
#define CS42L43_TIPSENSE_PLUG_DB_STS_MASK			0x00000004
#define CS42L43_TIPSENSE_PLUG_DB_STS_SHIFT			2
#define CS42L43_RINGSENSE_UNPLUG_DB_STS_MASK			0x00000002
#define CS42L43_RINGSENSE_UNPLUG_DB_STS_SHIFT			1
#define CS42L43_RINGSENSE_PLUG_DB_STS_MASK			0x00000001
#define CS42L43_RINGSENSE_PLUG_DB_STS_SHIFT			0

/* CS42L43_HS2 */
#define CS42L43_HS_CLAMP_DISABLE_MASK				0x10000000
#define CS42L43_HS_CLAMP_DISABLE_SHIFT				28
#define CS42L43_HSBIAS_RAMP_MASK				0x0C000000
#define CS42L43_HSBIAS_RAMP_SHIFT				26
#define CS42L43_HSDET_MODE_MASK					0x00018000
#define CS42L43_HSDET_MODE_SHIFT				15
#define CS42L43_HSDET_MANUAL_MODE_MASK				0x00006000
#define CS42L43_HSDET_MANUAL_MODE_SHIFT				13
#define CS42L43_AUTO_HSDET_TIME_MASK				0x00000700
#define CS42L43_AUTO_HSDET_TIME_SHIFT				8
#define CS42L43_AMP3_4_GNDREF_HS3_SEL_MASK			0x00000080
#define CS42L43_AMP3_4_GNDREF_HS3_SEL_SHIFT			7
#define CS42L43_AMP3_4_GNDREF_HS4_SEL_MASK			0x00000040
#define CS42L43_AMP3_4_GNDREF_HS4_SEL_SHIFT			6
#define CS42L43_HSBIAS_GNDREF_HS3_SEL_MASK			0x00000020
#define CS42L43_HSBIAS_GNDREF_HS3_SEL_SHIFT			5
#define CS42L43_HSBIAS_GNDREF_HS4_SEL_MASK			0x00000010
#define CS42L43_HSBIAS_GNDREF_HS4_SEL_SHIFT			4
#define CS42L43_HSBIAS_OUT_HS3_SEL_MASK				0x00000008
#define CS42L43_HSBIAS_OUT_HS3_SEL_SHIFT			3
#define CS42L43_HSBIAS_OUT_HS4_SEL_MASK				0x00000004
#define CS42L43_HSBIAS_OUT_HS4_SEL_SHIFT			2
#define CS42L43_HSGND_HS3_SEL_MASK				0x00000002
#define CS42L43_HSGND_HS3_SEL_SHIFT				1
#define CS42L43_HSGND_HS4_SEL_MASK				0x00000001
#define CS42L43_HSGND_HS4_SEL_SHIFT				0

/* CS42L43_HS_STAT */
#define CS42L43_HSDET_TYPE_STS_MASK				0x00000007
#define CS42L43_HSDET_TYPE_STS_SHIFT				0

/* CS42L43_MCU_SW_INTERRUPT */
#define CS42L43_CONTROL_IND_MASK				0x00000004
#define CS42L43_CONTROL_IND_SHIFT				2
#define CS42L43_CONFIGS_IND_MASK				0x00000002
#define CS42L43_CONFIGS_IND_SHIFT				1
#define CS42L43_PATCH_IND_MASK					0x00000001
#define CS42L43_PATCH_IND_SHIFT					0

/* CS42L43_STEREO_MIC_CTRL */
#define CS42L43_HS2_BIAS_SENSE_EN_MASK				0x00000020
#define CS42L43_HS2_BIAS_SENSE_EN_SHIFT				5
#define CS42L43_HS1_BIAS_SENSE_EN_MASK				0x00000010
#define CS42L43_HS1_BIAS_SENSE_EN_SHIFT				4
#define CS42L43_HS2_BIAS_EN_MASK				0x00000008
#define CS42L43_HS2_BIAS_EN_SHIFT				3
#define CS42L43_HS1_BIAS_EN_MASK				0x00000004
#define CS42L43_HS1_BIAS_EN_SHIFT				2
#define CS42L43_JACK_STEREO_CONFIG_MASK				0x00000003
#define CS42L43_JACK_STEREO_CONFIG_SHIFT			0

/* CS42L43_STEREO_MIC_CLAMP_CTRL */
#define CS42L43_SMIC_HPAMP_CLAMP_DIS_FRC_VAL_MASK		0x00000002
#define CS42L43_SMIC_HPAMP_CLAMP_DIS_FRC_VAL_SHIFT		1
#define CS42L43_SMIC_HPAMP_CLAMP_DIS_FRC_MASK			0x00000001
#define CS42L43_SMIC_HPAMP_CLAMP_DIS_FRC_SHIFT			0

/* CS42L43_BLOCK_EN2 */
#define CS42L43_SPI_MSTR_EN_MASK				0x00000001
#define CS42L43_SPI_MSTR_EN_SHIFT				0

/* CS42L43_BLOCK_EN3 */
#define CS42L43_PDM2_DIN_R_EN_MASK				0x00000020
#define CS42L43_PDM2_DIN_R_EN_SHIFT				5
#define CS42L43_PDM2_DIN_L_EN_MASK				0x00000010
#define CS42L43_PDM2_DIN_L_EN_SHIFT				4
#define CS42L43_PDM1_DIN_R_EN_MASK				0x00000008
#define CS42L43_PDM1_DIN_R_EN_SHIFT				3
#define CS42L43_PDM1_DIN_L_EN_MASK				0x00000004
#define CS42L43_PDM1_DIN_L_EN_SHIFT				2
#define CS42L43_ADC2_EN_MASK					0x00000002
#define CS42L43_ADC2_EN_SHIFT					1
#define CS42L43_ADC1_EN_MASK					0x00000001
#define CS42L43_ADC1_EN_SHIFT					0

/* CS42L43_BLOCK_EN4 */
#define CS42L43_ASRC_DEC_BANK_EN_MASK				0x00000002
#define CS42L43_ASRC_DEC_BANK_EN_SHIFT				1
#define CS42L43_ASRC_INT_BANK_EN_MASK				0x00000001
#define CS42L43_ASRC_INT_BANK_EN_SHIFT				0

/* CS42L43_BLOCK_EN5 */
#define CS42L43_ISRC2_BANK_EN_MASK				0x00000002
#define CS42L43_ISRC2_BANK_EN_SHIFT				1
#define CS42L43_ISRC1_BANK_EN_MASK				0x00000001
#define CS42L43_ISRC1_BANK_EN_SHIFT				0

/* CS42L43_BLOCK_EN6 */
#define CS42L43_MIXER_EN_MASK					0x00000001
#define CS42L43_MIXER_EN_SHIFT					0

/* CS42L43_BLOCK_EN7 */
#define CS42L43_EQ_EN_MASK					0x00000001
#define CS42L43_EQ_EN_SHIFT					0

/* CS42L43_BLOCK_EN8 */
#define CS42L43_HP_EN_MASK					0x00000001
#define CS42L43_HP_EN_SHIFT					0

/* CS42L43_BLOCK_EN9 */
#define CS42L43_TONE_EN_MASK					0x00000001
#define CS42L43_TONE_EN_SHIFT					0

/* CS42L43_BLOCK_EN10 */
#define CS42L43_AMP2_EN_MASK					0x00000002
#define CS42L43_AMP2_EN_SHIFT					1
#define CS42L43_AMP1_EN_MASK					0x00000001
#define CS42L43_AMP1_EN_SHIFT					0

/* CS42L43_BLOCK_EN11 */
#define CS42L43_SPDIF_EN_MASK					0x00000001
#define CS42L43_SPDIF_EN_SHIFT					0

/* CS42L43_TONE_CH1_CTRL..CS42L43_TONE_CH2_CTRL  */
#define CS42L43_TONE_FREQ_MASK					0x00000070
#define CS42L43_TONE_FREQ_SHIFT					4
#define CS42L43_TONE_SEL_MASK					0x0000000F
#define CS42L43_TONE_SEL_SHIFT					0

/* CS42L43_MIC_DETECT_CONTROL_1 */
#define CS42L43_BUTTON_DETECT_MODE_MASK				0x00000018
#define CS42L43_BUTTON_DETECT_MODE_SHIFT			3
#define CS42L43_HSBIAS_MODE_MASK				0x00000006
#define CS42L43_HSBIAS_MODE_SHIFT				1
#define CS42L43_MIC_LVL_DET_DISABLE_MASK			0x00000001
#define CS42L43_MIC_LVL_DET_DISABLE_SHIFT			0

/* CS42L43_DETECT_STATUS_1 */
#define CS42L43_HSDET_DC_STS_MASK				0x01FF0000
#define CS42L43_HSDET_DC_STS_SHIFT				16
#define CS42L43_JACKDET_STS_MASK				0x00000080
#define CS42L43_JACKDET_STS_SHIFT				7
#define CS42L43_HSBIAS_CLAMP_STS_MASK				0x00000040
#define CS42L43_HSBIAS_CLAMP_STS_SHIFT				6

/* CS42L43_HS_BIAS_SENSE_AND_CLAMP_AUTOCONTROL */
#define CS42L43_JACKDET_MODE_MASK				0xC0000000
#define CS42L43_JACKDET_MODE_SHIFT				30
#define CS42L43_JACKDET_INV_MASK				0x20000000
#define CS42L43_JACKDET_INV_SHIFT				29
#define CS42L43_JACKDET_DB_TIME_MASK				0x03000000
#define CS42L43_JACKDET_DB_TIME_SHIFT				24
#define CS42L43_S0_AUTO_ADCMUTE_DISABLE_MASK			0x00800000
#define CS42L43_S0_AUTO_ADCMUTE_DISABLE_SHIFT			23
#define CS42L43_HSBIAS_SENSE_EN_MASK				0x00000080
#define CS42L43_HSBIAS_SENSE_EN_SHIFT				7
#define CS42L43_AUTO_HSBIAS_CLAMP_EN_MASK			0x00000040
#define CS42L43_AUTO_HSBIAS_CLAMP_EN_SHIFT			6
#define CS42L43_JACKDET_SENSE_EN_MASK				0x00000020
#define CS42L43_JACKDET_SENSE_EN_SHIFT				5
#define CS42L43_HSBIAS_SENSE_TRIP_MASK				0x00000007
#define CS42L43_HSBIAS_SENSE_TRIP_SHIFT				0

/* CS42L43_MIC_DETECT_CONTROL_ANDROID */
#define CS42L43_HSDET_LVL_COMBWIDTH_MASK			0xC0000000
#define CS42L43_HSDET_LVL_COMBWIDTH_SHIFT			30
#define CS42L43_HSDET_LVL2_THRESH_MASK				0x01FF0000
#define CS42L43_HSDET_LVL2_THRESH_SHIFT				16
#define CS42L43_HSDET_LVL1_THRESH_MASK				0x000001FF
#define CS42L43_HSDET_LVL1_THRESH_SHIFT				0

/* CS42L43_ISRC1_CTRL..CS42L43_ISRC2_CTRL */
#define CS42L43_ISRC_INT2_EN_MASK				0x00000200
#define CS42L43_ISRC_INT2_EN_SHIFT				9
#define CS42L43_ISRC_INT1_EN_MASK				0x00000100
#define CS42L43_ISRC_INT1_EN_SHIFT				8
#define CS42L43_ISRC_DEC2_EN_MASK				0x00000002
#define CS42L43_ISRC_DEC2_EN_SHIFT				1
#define CS42L43_ISRC_DEC1_EN_MASK				0x00000001
#define CS42L43_ISRC_DEC1_EN_SHIFT				0

/* CS42L43_CTRL_REG */
#define CS42L43_PLL_MODE_BYPASS_500_MASK			0x00000004
#define CS42L43_PLL_MODE_BYPASS_500_SHIFT			2
#define CS42L43_PLL_MODE_BYPASS_1029_MASK			0x00000002
#define CS42L43_PLL_MODE_BYPASS_1029_SHIFT			1
#define CS42L43_PLL_EN_MASK					0x00000001
#define CS42L43_PLL_EN_SHIFT					0

/* CS42L43_FDIV_FRAC */
#define CS42L43_PLL_DIV_INT_MASK				0xFF000000
#define CS42L43_PLL_DIV_INT_SHIFT				24
#define CS42L43_PLL_DIV_FRAC_BYTE2_MASK				0x00FF0000
#define CS42L43_PLL_DIV_FRAC_BYTE2_SHIFT			16
#define CS42L43_PLL_DIV_FRAC_BYTE1_MASK				0x0000FF00
#define CS42L43_PLL_DIV_FRAC_BYTE1_SHIFT			8
#define CS42L43_PLL_DIV_FRAC_BYTE0_MASK				0x000000FF
#define CS42L43_PLL_DIV_FRAC_BYTE0_SHIFT			0

/* CS42L43_CAL_RATIO */
#define CS42L43_PLL_CAL_RATIO_MASK				0x000000FF
#define CS42L43_PLL_CAL_RATIO_SHIFT				0

/* CS42L43_SPI_CLK_CONFIG1 */
#define CS42L43_SCLK_DIV_MASK					0x0000000F
#define CS42L43_SCLK_DIV_SHIFT					0

/* CS42L43_SPI_CONFIG1 */
#define CS42L43_SPI_SS_IDLE_DUR_MASK				0x0F000000
#define CS42L43_SPI_SS_IDLE_DUR_SHIFT				24
#define CS42L43_SPI_SS_DELAY_DUR_MASK				0x000F0000
#define CS42L43_SPI_SS_DELAY_DUR_SHIFT				16
#define CS42L43_SPI_THREE_WIRE_MASK				0x00000100
#define CS42L43_SPI_THREE_WIRE_SHIFT				8
#define CS42L43_SPI_DPHA_MASK					0x00000040
#define CS42L43_SPI_DPHA_SHIFT					6
#define CS42L43_SPI_CPHA_MASK					0x00000020
#define CS42L43_SPI_CPHA_SHIFT					5
#define CS42L43_SPI_CPOL_MASK					0x00000010
#define CS42L43_SPI_CPOL_SHIFT					4
#define CS42L43_SPI_SS_SEL_MASK					0x00000007
#define CS42L43_SPI_SS_SEL_SHIFT				0

/* CS42L43_SPI_CONFIG2 */
#define CS42L43_SPI_SS_FRC_MASK					0x00000001
#define CS42L43_SPI_SS_FRC_SHIFT				0

/* CS42L43_SPI_CONFIG3 */
#define CS42L43_SPI_WDT_ENA_MASK				0x00000001
#define CS42L43_SPI_WDT_ENA_SHIFT				0

/* CS42L43_SPI_CONFIG4 */
#define CS42L43_SPI_STALL_ENA_MASK				0x00010000
#define CS42L43_SPI_STALL_ENA_SHIFT				16

/* CS42L43_SPI_STATUS1 */
#define CS42L43_SPI_ABORT_STS_MASK				0x00000002
#define CS42L43_SPI_ABORT_STS_SHIFT				1
#define CS42L43_SPI_DONE_STS_MASK				0x00000001
#define CS42L43_SPI_DONE_STS_SHIFT				0

/* CS42L43_SPI_STATUS2 */
#define CS42L43_SPI_RX_DONE_STS_MASK				0x00000010
#define CS42L43_SPI_RX_DONE_STS_SHIFT				4
#define CS42L43_SPI_TX_DONE_STS_MASK				0x00000001
#define CS42L43_SPI_TX_DONE_STS_SHIFT				0

/* CS42L43_TRAN_CONFIG1 */
#define CS42L43_SPI_START_MASK					0x00000001
#define CS42L43_SPI_START_SHIFT					0

/* CS42L43_TRAN_CONFIG2 */
#define CS42L43_SPI_ABORT_MASK					0x00000001
#define CS42L43_SPI_ABORT_SHIFT					0

/* CS42L43_TRAN_CONFIG3 */
#define CS42L43_SPI_WORD_SIZE_MASK				0x00070000
#define CS42L43_SPI_WORD_SIZE_SHIFT				16
#define CS42L43_SPI_CMD_MASK					0x00000003
#define CS42L43_SPI_CMD_SHIFT					0

/* CS42L43_TRAN_CONFIG4 */
#define CS42L43_SPI_TX_LENGTH_MASK				0x0000FFFF
#define CS42L43_SPI_TX_LENGTH_SHIFT				0

/* CS42L43_TRAN_CONFIG5 */
#define CS42L43_SPI_RX_LENGTH_MASK				0x0000FFFF
#define CS42L43_SPI_RX_LENGTH_SHIFT				0

/* CS42L43_TRAN_CONFIG6 */
#define CS42L43_SPI_TX_BLOCK_LENGTH_MASK			0x0000000F
#define CS42L43_SPI_TX_BLOCK_LENGTH_SHIFT			0

/* CS42L43_TRAN_CONFIG7 */
#define CS42L43_SPI_RX_BLOCK_LENGTH_MASK			0x0000000F
#define CS42L43_SPI_RX_BLOCK_LENGTH_SHIFT			0

/* CS42L43_TRAN_CONFIG8 */
#define CS42L43_SPI_RX_DONE_MASK				0x00000010
#define CS42L43_SPI_RX_DONE_SHIFT				4
#define CS42L43_SPI_TX_DONE_MASK				0x00000001
#define CS42L43_SPI_TX_DONE_SHIFT				0

/* CS42L43_TRAN_STATUS1 */
#define CS42L43_SPI_BUSY_STS_MASK				0x00000100
#define CS42L43_SPI_BUSY_STS_SHIFT				8
#define CS42L43_SPI_RX_REQUEST_MASK				0x00000010
#define CS42L43_SPI_RX_REQUEST_SHIFT				4
#define CS42L43_SPI_TX_REQUEST_MASK				0x00000001
#define CS42L43_SPI_TX_REQUEST_SHIFT				0

/* CS42L43_TRAN_STATUS2 */
#define CS42L43_SPI_TX_BYTE_COUNT_MASK				0x0000FFFF
#define CS42L43_SPI_TX_BYTE_COUNT_SHIFT				0

/* CS42L43_TRAN_STATUS3 */
#define CS42L43_SPI_RX_BYTE_COUNT_MASK				0x0000FFFF
#define CS42L43_SPI_RX_BYTE_COUNT_SHIFT				0

/* CS42L43_TX_DATA */
#define CS42L43_SPI_TX_DATA_MASK				0xFFFFFFFF
#define CS42L43_SPI_TX_DATA_SHIFT				0

/* CS42L43_RX_DATA */
#define CS42L43_SPI_RX_DATA_MASK				0xFFFFFFFF
#define CS42L43_SPI_RX_DATA_SHIFT				0

/* CS42L43_DACCNFG1 */
#define CS42L43_HP_MSTR_VOL_CTRL_EN_MASK			0x00000008
#define CS42L43_HP_MSTR_VOL_CTRL_EN_SHIFT			3
#define CS42L43_AMP4_INV_MASK					0x00000002
#define CS42L43_AMP4_INV_SHIFT					1
#define CS42L43_AMP3_INV_MASK					0x00000001
#define CS42L43_AMP3_INV_SHIFT					0

/* CS42L43_DACCNFG2 */
#define CS42L43_HP_AUTO_CLAMP_DISABLE_MASK			0x00000002
#define CS42L43_HP_AUTO_CLAMP_DISABLE_SHIFT			1
#define CS42L43_HP_HPF_EN_MASK					0x00000001
#define CS42L43_HP_HPF_EN_SHIFT					0

/* CS42L43_HPPATHVOL */
#define CS42L43_AMP4_PATH_VOL_MASK				0x01FF0000
#define CS42L43_AMP4_PATH_VOL_SHIFT				16
#define CS42L43_AMP3_PATH_VOL_MASK				0x000001FF
#define CS42L43_AMP3_PATH_VOL_SHIFT				0

/* CS42L43_PGAVOL */
#define CS42L43_HP_PATH_VOL_RAMP_MASK				0x0003C000
#define CS42L43_HP_PATH_VOL_RAMP_SHIFT				14
#define CS42L43_HP_PATH_VOL_ZC_MASK				0x00002000
#define CS42L43_HP_PATH_VOL_ZC_SHIFT				13
#define CS42L43_HP_PATH_VOL_SFT_MASK				0x00001000
#define CS42L43_HP_PATH_VOL_SFT_SHIFT				12
#define CS42L43_HP_DIG_VOL_RAMP_MASK				0x00000F00
#define CS42L43_HP_DIG_VOL_RAMP_SHIFT				8
#define CS42L43_HP_ANA_VOL_RAMP_MASK				0x0000000F
#define CS42L43_HP_ANA_VOL_RAMP_SHIFT				0

/* CS42L43_LOADDETRESULTS */
#define CS42L43_AMP3_RES_DET_MASK				0x00000003
#define CS42L43_AMP3_RES_DET_SHIFT				0

/* CS42L43_LOADDETENA */
#define CS42L43_HPLOAD_DET_EN_MASK				0x00000001
#define CS42L43_HPLOAD_DET_EN_SHIFT				0

/* CS42L43_CTRL */
#define CS42L43_ADPTPWR_MODE_MASK				0x00000007
#define CS42L43_ADPTPWR_MODE_SHIFT				0

/* CS42L43_COEFF_RD_WR0 */
#define CS42L43_WRITE_MODE_MASK					0x00000002
#define CS42L43_WRITE_MODE_SHIFT				1

/* CS42L43_INIT_DONE0 */
#define CS42L43_INITIALIZE_DONE_MASK				0x00000001
#define CS42L43_INITIALIZE_DONE_SHIFT				0

/* CS42L43_START_EQZ0 */
#define CS42L43_START_FILTER_MASK				0x00000001
#define CS42L43_START_FILTER_SHIFT				0

/* CS42L43_MUTE_EQ_IN0 */
#define CS42L43_MUTE_EQ_CH2_MASK				0x00000002
#define CS42L43_MUTE_EQ_CH2_SHIFT				1
#define CS42L43_MUTE_EQ_CH1_MASK				0x00000001
#define CS42L43_MUTE_EQ_CH1_SHIFT				0

/* CS42L43_PLL_INT */
#define CS42L43_PLL_LOST_LOCK_INT_MASK				0x00000002
#define CS42L43_PLL_LOST_LOCK_INT_SHIFT				1
#define CS42L43_PLL_READY_INT_MASK				0x00000001
#define CS42L43_PLL_READY_INT_SHIFT				0

/* CS42L43_SOFT_INT */
#define CS42L43_CONTROL_APPLIED_INT_MASK			0x00000010
#define CS42L43_CONTROL_APPLIED_INT_SHIFT			4
#define CS42L43_CONTROL_WARN_INT_MASK				0x00000008
#define CS42L43_CONTROL_WARN_INT_SHIFT				3
#define CS42L43_PATCH_WARN_INT_MASK				0x00000002
#define CS42L43_PATCH_WARN_INT_SHIFT				1
#define CS42L43_PATCH_APPLIED_INT_MASK				0x00000001
#define CS42L43_PATCH_APPLIED_INT_SHIFT				0

/* CS42L43_MSM_INT */
#define CS42L43_HP_STARTUP_DONE_INT_MASK			0x00000800
#define CS42L43_HP_STARTUP_DONE_INT_SHIFT			11
#define CS42L43_HP_SHUTDOWN_DONE_INT_MASK			0x00000400
#define CS42L43_HP_SHUTDOWN_DONE_INT_SHIFT			10
#define CS42L43_HSDET_DONE_INT_MASK				0x00000200
#define CS42L43_HSDET_DONE_INT_SHIFT				9
#define CS42L43_TIPSENSE_UNPLUG_DB_INT_MASK			0x00000080
#define CS42L43_TIPSENSE_UNPLUG_DB_INT_SHIFT			7
#define CS42L43_TIPSENSE_PLUG_DB_INT_MASK			0x00000040
#define CS42L43_TIPSENSE_PLUG_DB_INT_SHIFT			6
#define CS42L43_RINGSENSE_UNPLUG_DB_INT_MASK			0x00000020
#define CS42L43_RINGSENSE_UNPLUG_DB_INT_SHIFT			5
#define CS42L43_RINGSENSE_PLUG_DB_INT_MASK			0x00000010
#define CS42L43_RINGSENSE_PLUG_DB_INT_SHIFT			4
#define CS42L43_TIPSENSE_UNPLUG_PDET_INT_MASK			0x00000008
#define CS42L43_TIPSENSE_UNPLUG_PDET_INT_SHIFT			3
#define CS42L43_TIPSENSE_PLUG_PDET_INT_MASK			0x00000004
#define CS42L43_TIPSENSE_PLUG_PDET_INT_SHIFT			2
#define CS42L43_RINGSENSE_UNPLUG_PDET_INT_MASK			0x00000002
#define CS42L43_RINGSENSE_UNPLUG_PDET_INT_SHIFT			1
#define CS42L43_RINGSENSE_PLUG_PDET_INT_MASK			0x00000001
#define CS42L43_RINGSENSE_PLUG_PDET_INT_SHIFT			0

/* CS42L43_ACC_DET_INT */
#define CS42L43_HS2_BIAS_SENSE_INT_MASK				0x00000800
#define CS42L43_HS2_BIAS_SENSE_INT_SHIFT			11
#define CS42L43_HS1_BIAS_SENSE_INT_MASK				0x00000400
#define CS42L43_HS1_BIAS_SENSE_INT_SHIFT			10
#define CS42L43_DC_DETECT1_FALSE_INT_MASK			0x00000080
#define CS42L43_DC_DETECT1_FALSE_INT_SHIFT			7
#define CS42L43_DC_DETECT1_TRUE_INT_MASK			0x00000040
#define CS42L43_DC_DETECT1_TRUE_INT_SHIFT			6
#define CS42L43_HSBIAS_CLAMPED_INT_MASK				0x00000008
#define CS42L43_HSBIAS_CLAMPED_INT_SHIFT			3
#define CS42L43_HS3_4_BIAS_SENSE_INT_MASK			0x00000001
#define CS42L43_HS3_4_BIAS_SENSE_INT_SHIFT			0

/* CS42L43_SPI_MSTR_INT */
#define CS42L43_IRQ_SPI_STALLING_INT_MASK			0x00000004
#define CS42L43_IRQ_SPI_STALLING_INT_SHIFT			2
#define CS42L43_IRQ_SPI_STS_INT_MASK				0x00000002
#define CS42L43_IRQ_SPI_STS_INT_SHIFT				1
#define CS42L43_IRQ_SPI_BLOCK_INT_MASK				0x00000001
#define CS42L43_IRQ_SPI_BLOCK_INT_SHIFT				0

/* CS42L43_SW_TO_SPI_BRIDGE_INT */
#define CS42L43_SW2SPI_BUF_OVF_UDF_INT_MASK			0x00000001
#define CS42L43_SW2SPI_BUF_OVF_UDF_INT_SHIFT			0

/* CS42L43_CLASS_D_AMP_INT */
#define CS42L43_AMP2_CLK_STOP_FAULT_INT_MASK			0x00002000
#define CS42L43_AMP2_CLK_STOP_FAULT_INT_SHIFT			13
#define CS42L43_AMP1_CLK_STOP_FAULT_INT_MASK			0x00001000
#define CS42L43_AMP1_CLK_STOP_FAULT_INT_SHIFT			12
#define CS42L43_AMP2_VDDSPK_FAULT_INT_MASK			0x00000800
#define CS42L43_AMP2_VDDSPK_FAULT_INT_SHIFT			11
#define CS42L43_AMP1_VDDSPK_FAULT_INT_MASK			0x00000400
#define CS42L43_AMP1_VDDSPK_FAULT_INT_SHIFT			10
#define CS42L43_AMP2_SHUTDOWN_DONE_INT_MASK			0x00000200
#define CS42L43_AMP2_SHUTDOWN_DONE_INT_SHIFT			9
#define CS42L43_AMP1_SHUTDOWN_DONE_INT_MASK			0x00000100
#define CS42L43_AMP1_SHUTDOWN_DONE_INT_SHIFT			8
#define CS42L43_AMP2_STARTUP_DONE_INT_MASK			0x00000080
#define CS42L43_AMP2_STARTUP_DONE_INT_SHIFT			7
#define CS42L43_AMP1_STARTUP_DONE_INT_MASK			0x00000040
#define CS42L43_AMP1_STARTUP_DONE_INT_SHIFT			6
#define CS42L43_AMP2_THERM_SHDN_INT_MASK			0x00000020
#define CS42L43_AMP2_THERM_SHDN_INT_SHIFT			5
#define CS42L43_AMP1_THERM_SHDN_INT_MASK			0x00000010
#define CS42L43_AMP1_THERM_SHDN_INT_SHIFT			4
#define CS42L43_AMP2_THERM_WARN_INT_MASK			0x00000008
#define CS42L43_AMP2_THERM_WARN_INT_SHIFT			3
#define CS42L43_AMP1_THERM_WARN_INT_MASK			0x00000004
#define CS42L43_AMP1_THERM_WARN_INT_SHIFT			2
#define CS42L43_AMP2_SCDET_INT_MASK				0x00000002
#define CS42L43_AMP2_SCDET_INT_SHIFT				1
#define CS42L43_AMP1_SCDET_INT_MASK				0x00000001
#define CS42L43_AMP1_SCDET_INT_SHIFT				0

/* CS42L43_GPIO_INT */
#define CS42L43_GPIO3_FALL_INT_MASK				0x00000020
#define CS42L43_GPIO3_FALL_INT_SHIFT				5
#define CS42L43_GPIO3_RISE_INT_MASK				0x00000010
#define CS42L43_GPIO3_RISE_INT_SHIFT				4
#define CS42L43_GPIO2_FALL_INT_MASK				0x00000008
#define CS42L43_GPIO2_FALL_INT_SHIFT				3
#define CS42L43_GPIO2_RISE_INT_MASK				0x00000004
#define CS42L43_GPIO2_RISE_INT_SHIFT				2
#define CS42L43_GPIO1_FALL_INT_MASK				0x00000002
#define CS42L43_GPIO1_FALL_INT_SHIFT				1
#define CS42L43_GPIO1_RISE_INT_MASK				0x00000001
#define CS42L43_GPIO1_RISE_INT_SHIFT				0

/* CS42L43_HPOUT_INT */
#define CS42L43_HP_ILIMIT_INT_MASK				0x00000002
#define CS42L43_HP_ILIMIT_INT_SHIFT				1
#define CS42L43_HP_LOADDET_DONE_INT_MASK			0x00000001
#define CS42L43_HP_LOADDET_DONE_INT_SHIFT			0

/* CS42L43_BOOT_CONTROL */
#define CS42L43_LOCK_HW_STS_MASK				0x00000002
#define CS42L43_LOCK_HW_STS_SHIFT				1

/* CS42L43_BLOCK_EN */
#define CS42L43_MCU_EN_MASK					0x00000001
#define CS42L43_MCU_EN_SHIFT					0

/* CS42L43_SHUTTER_CONTROL */
#define CS42L43_STATUS_SPK_SHUTTER_MUTE_MASK			0x00008000
#define CS42L43_STATUS_SPK_SHUTTER_MUTE_SHIFT			15
#define CS42L43_SPK_SHUTTER_CFG_MASK				0x00000F00
#define CS42L43_SPK_SHUTTER_CFG_SHIFT				8
#define CS42L43_STATUS_MIC_SHUTTER_MUTE_MASK			0x00000080
#define CS42L43_STATUS_MIC_SHUTTER_MUTE_SHIFT			7
#define CS42L43_MIC_SHUTTER_CFG_MASK				0x0000000F
#define CS42L43_MIC_SHUTTER_CFG_SHIFT				0

/* CS42L43_MCU_SW_REV */
#define CS42L43_BIOS_SUBMINOR_REV_MASK				0xFF000000
#define CS42L43_BIOS_SUBMINOR_REV_SHIFT				24
#define CS42L43_BIOS_MINOR_REV_MASK				0x00F00000
#define CS42L43_BIOS_MINOR_REV_SHIFT				20
#define CS42L43_BIOS_MAJOR_REV_MASK				0x000F0000
#define CS42L43_BIOS_MAJOR_REV_SHIFT				16
#define CS42L43_FW_SUBMINOR_REV_MASK				0x0000FF00
#define CS42L43_FW_SUBMINOR_REV_SHIFT				8
#define CS42L43_FW_MINOR_REV_MASK				0x000000F0
#define CS42L43_FW_MINOR_REV_SHIFT				4
#define CS42L43_FW_MAJOR_REV_MASK				0x0000000F
#define CS42L43_FW_MAJOR_REV_SHIFT				0

/* CS42L43_NEED_CONFIGS */
#define CS42L43_FW_PATCH_NEED_CFG_MASK				0x80000000
#define CS42L43_FW_PATCH_NEED_CFG_SHIFT				31

/* CS42L43_FW_MISSION_CTRL_MM_CTRL_SELECTION */
#define CS42L43_FW_MM_CTRL_MCU_SEL_MASK				0x00000001
#define CS42L43_FW_MM_CTRL_MCU_SEL_SHIFT			0

/* CS42L43_FW_MISSION_CTRL_MM_MCU_CFG_REG */
#define CS42L43_FW_MISSION_CTRL_MM_MCU_CFG_DISABLE_VAL		0xF05AA50F

#endif /* CS42L43_CORE_REGS_H */

Youez - 2016 - github.com/yon3zu
LinuXploit